z/Architecture



Reference Summary

Fourth Edition (February, 2008)

This revision differs from the previous edition by containing instructions related to the facilities marked by a bar under "Facility" in "Preface" and minor corrections and clarifications. Changes are indicated by a bar in the margin.

References in this publication to IBM® products, programs, or services do not imply that IBM intends to make these available in all countries in which IBM operates. Any reference to an IBM program product in this publication is not intended to state or imply that only IBM's program product may be used. Any functionally equivalent program may be used instead.

Requests for copies of this and other IBM publications should be made to your IBM representative or to the IBM branch office serving your locality.

Please direct any comments on the contents of this publication to:

IBM Corporation Department E57 2455 South Road Poughkeepsie, NY 12601-5400 USA

IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you.

© Copyright International Business Machines Corporation 2001-2008. All rights reserved.

US Government Users Restricted Rights — Use, duplication, or disclosure restricted by GSA ADP Schedule Contract with IBM Corp.

Preface

This publication is intended primarily for use by z/Architecture™ assembler-language application programmers. It contains basic machine information summarized from the IBM z/Architecture Principles of Operation, SA22-7832, about the zSeries™ processors. It also contains frequently used information from IBM ESA/390 Common I/O-Device Commands and Self Description, SA22-7204, IBM System/370 Extended Architecture Interpretive Execution, SA22-7095, and IBM High Level Assembler for MVS & VM & VSE Language Reference, SC26-4940. This publication will be updated from time to time. However, the above publications and others cited in this publication are the authoritative reference sources and will be first to reflect changes.

The following instructions may be uninstalled or not available on a particular model:

Facility	Instruction
ASN-and-LX reuse	EPAIR, ESAIR, PTI, SSAIR
Compare-and-swap-and-store	CSST
Configuration Topology	PTF
DAT enhancement	CSPG, IDTE
DAT enhancement 2	LPTEA
Decimal-floating-point	ADTR, AXTR, CDGTR, CDSTR, CDTR, CDUTR, CEDTR, CEXTR, CGDTR, CGXTR, CSDTR, CSXTR, CUDTR, CUXTR, CXGTR, CXSTR, CXTR, CXTR, DTR, DXTR, EEDTR, EEXTR, ESDTR, ESXTR, FIDTR, FIXTR, IEDTR, IEXTR, KDTR, KXTR, LDETR, LDXTR, LEDTR, LTXTR, LXDTR, MDTR, MXTR, QADTR, AXTR, RBDTR, RAXTR, SATR, STR, TDCDT, TDCST, TDCST, TDGST, TDGST, TDGST
Decimal-floating-point-rounding	SRNMT
Enhanced DAT	PFMF
Execute extensions	EXRL
Expanded storage	PGIN, PGOUT
Extended immediate	AFI, AGFI, ALFI, ALGFI, CFI, CGFI, CLFI, CLGFI, FLOGR, IIHF, IILF, LBR, LGBR, LGHR, LGFI, LHR, LLC, LLCR, LLGGR, LLGHR, LLH, LLHR, LLIHF, LLILF, LT, LTG, NIHF, NILF, OIHF, OILF, SLFI, SLGFI, XIHF, XILF
Extended translation 2	CLCLU, MVCLU, PKA, PKU, TP, TROO, TROT, TRTO, TRTT, UNPKA, UNPKU
Extended translation 3	CU14, CU24, CU41, CU42, SRSTU, TRTR
Extract CPU time	ECTG
Floating-point-support-sign-handling	CPSDR, LCDFR, LNDFR, LPDFR
FPR-GR-transfer	LDGR, LGDR
General-instructions-extension	ASI, AGSI, ALSI, ALGSI, CRB, CGRB, CRJ, CGRJ, CRT, CGRT, CGH, CHHSI, CHSI, CGHSI, CHRL, CGHRL, CB, CGIB, CIJ, CGJ, CIT, CGIT, CLRB, CLGRB, CLRJ, CLGRJ, CLRT, CLGRT, CLHHSI, CLFHSI, CLGRHSI, CLIB, CLGRL, CLGRL, CLGRL, CLGRL, CLGRL, CLGRL, CGFRL, CRJ, CGRL, CGRRL, CGRRL, CHGRL, CLGRL, LGGRL, LGGRL, LGGRL, LLGRRL, LLGRRL, LLGRRL, LLGRRL, LLGRRL, LGRRL, LGRRL, LGRRL, LGRRL, LGRRL, LGRRL, LGRRL, RNSBG, RSSBG, RISBG, ROSBG, STHRL, STRL, STGRL
HFP multiply-and-add/subtract	MAD, MADR, MAE, MAER, MSD, MSDR, MSE, MSER
HFP unnormalized extensions	MAY, MAYR, MAYH, MAYHR, MAYL, MAYLR, MY, MYH, MYL, MYR, MYHR, MYLR
IEEE-Exception-Simulation	LFAS, SFASR
Long displacement	AHY, ALY, AY, CDSY, CHY, CLIY, CLMY, CLY, CSY, CVBY, CVDY, CY, ICMY, ICY, LAMY, LAY, LB, LDY, LEY, LGB, LHY, LMY, LRAY, LY, MSY, MVIY, NIY, NY, OIY, OY, SHY, SLY, STAMY, STCMY, STCY, STDY, STEY, STHY, STMY, STY, SY, TMY, XIY, XY
Message-security assist	KM, KMC, KIMD, KLMD, KMAC

MVCOS

TRTE, TRTRE

Move-with-optional-specifications

Parsing enhancement

Facility	Instruction
Perform-floating-point-operation	PFPO
Store-clock fast	STCKF
Store-facility-list extended	STFLE
TOD-clock steering	PTFF

For information about Enterprise Systems Architecture/390[®] (ESA/390™) architecture, refer to *IBM Enterprise Systems Architecture/390 Principles of Operation*, SA22-7201, and *IBM Enterprise Systems Architecture/390 Reference Summary*, SA22-7209.

Note: IBM, z/Architecture, zSeries, Enterprise Systems Architecture/390, and ESA/390 are trademarks of the International Business Machines Corporation in the United States, other countries, or both.


Contents


Prefaceii
Contents
Machine Instruction Formats
Machine Instructions by Mnemonic
Machine Instructions by Operation Code
Condition Codes
Assembler Instructions
Extended-Mnemonic Instructions for Branch on Condition 28
Extended-Mnemonic Instructions for Relative-Branch Instructions 28
Extended-Mnemonic Suffixes for Compare-and-Branch and
Compare-and-Trap Instructions
CNOP Alignment
Summary of Constants
Operand of Store Clock
Operand of Store Clock Extended
Fixed Storage Locations
External-Interruption Codes
Program-Interruption Codes
Data-Exception Code (DXC)
Translation-Exception Identification
Facility Indications
Control Registers
Floating-Point-Control (FPC) Register
Program-Status Word (PSW)
z/Architecture PSW
ESA/390 PSW
Dynamic Address Translation
Virtual-Address Format
Address-Space-Control Element (ASCE)
Region-Table or Segment-Table Designation (RTD or STD) 38
Real-Space Designation (RSD)
Table Values
Region-Table Entry (RTE)
Segment-Table Entry (STE, FC=0)
Segment-Table Entry (STE, FC=1)
Page-Table Entry (PTE)
ASN Translation40
Address-Space Number (ASN)
ASN-First-Table Entry
ASN-Second-Table Entry (ASTE)
PC-Number Translation4
Program-Call Number (20-Bit)
Program-Call Number (32-Bit, Bit 44=0)
Program-Call Number (32-Bit, Bit 44=1) 4
Linkage-Table Entry (LTE)
Linkage-First-Table Entry (LFTE) 4
Linkage-Second-Table Entry (LSTE)
Entry-Table Entry (ETE)
Access-Register Translation
Access-List-Entry Token (ALET)
Dispatchable-Unit-Control Table (DUCT)
Access-List Entry (ALE)


Linkage-Stack Entries	
Entry Descriptor	
Header Entry (Entry Type 0001001)	
Trailer Entry (Entry Type 0001010)	45
Branch State Entry (Entry Type 0001100) and	
Program-Call State Entry (Entry Type 0001101)	45
Trapping	
Trap Control Block	
Trap Save Area	
Trace-Entry Formats	48
Identification of Trace Entries	48
Branch	
Branch in Subspace Group (if ASN Tracing on)	49
Mode Switch	
Mode-Switching Branch	
Program Call	
Program Return	
Program Transfer	
Set Secondary ASN	
Trace	
External-Damage Code	
Operation-Request Block (ORB)	55
Channel-Command Word (CCW)	
Format-0 CCW	
Format-1 CCW	
Indirect-Data-Address Word (IDAW)	
Format-1 IDAW	
Format-2 IDAW	56
Modified-CCW-Indirect-Data-Address Word (MIDAW)	56
Subchannel-Information Block (SCHIB)	
Path-Management-Control Word (PMCW)	
Interruption-Response Block (IRB)	58
Subchannel-Status Word (SCSW)	58
Extended-Status Word (ESW)	
Format-0 ESW	
Format-0 ESW Word 0 (Subchannel Logout)	59
Format-0 ESW Word 1 (Extended-Report Word)	
Format-1 ESW Word 0	60
Format-2 ESW Word 0 ¹	60
Information Stored in ESW	
Extended-Control Word (ECW)	61
Extended-Measurement Word	
Format 0 Measurement Block	
Format 1 Measurement Block	
Channel-Report Word (CRW)	63
Error-Recovery Codes	
Reporting Source	63
I/O Command Codes	
Standard Command-Code Assignments (CCW Bits 0-7)	
Standard Meanings of Bits of First Sense Byte	
Character Assignments	
Control Character Representations	67

Additional ISO-8 Control Character Representations 67
Formatting Character Representations 67
Two-Character BSC Data Link Controls 67
Commonly Used Editing Pattern Characters
ANSI-Defined Printer Control Characters
Hexadecimal and Decimal Conversion
Powers of 2 and 16

Machine Instruction Formats







Machine Instructions by Mnemonic

Maa			F	0-	Clas
Mne- monic	Operands	Name	For- mat	Op- code	& Note
A	$R_1,D_2(X_2,B_2)$	Add (32)	RX	5A	С
AD	$R_1,D_2(X_2,B_2)$	Add Normalized (LH)	RX	6A	C .
ADB	$R_1,D_2(X_2,B_2)$	Add (LB)	RXE	ED1A	С
ADBR	R_1,R_2	Add (LB)	RRE	B31A	С
ADR	R_1,R_2	Add Normalized (LH)	RR	2A	С
ADTR	R_1, R_2, R_3	Add (LD)	RRR	B3D2	c TF
ΑE	$R_1,D_2(X_2,B_2)$	Add Normalized (SH)	RX	7A	С
AEB	$R_1,D_2(X_2,B_2)$	Add (SB)	RXE	ED0A	С
AEBR	R_1,R_2	Add (SB)	RRE	B30A	С
AER	R ₁ ,R ₂	Add Normalized (SH)	RR	ЗА	С
AFI	R_1,I_2	Add Immediate (32)	RIL	C29	c EI
AG	R ₁ ,D ₂ (X ₂ ,B ₂)	Add (64)	RXYa	E308	сN
AGF	R ₁ ,D ₂ (X ₂ ,B ₂)	Add (64←32)	-	E318	сN
AGFI	R ₁ ,l ₂	Add Immediate (64←32)	RIL	C28	c EI
AGFR	R ₁ ,R ₂	Add (64←32)	RRE	B918	
AGHI	R ₁ ,I ₂	Add Halfword Immediate (64←16)	RI ₁	A7B	cN
AGR		· · · · · · · · · · · · · · · · · · ·	RRE	B908	
	R ₁ ,R ₂	Add (64)			
AGSI	D ₁ (B ₁),l ₂	Add Immediate (64←8)	SIY	EB7A	
AH	$R_1,D_2(X_2,B_2)$	Add Halfword (32←16)	RX	4A	С
AHI	R ₁ ,l ₂	Add Halfword Immediate (32 ←16)	RI ₁	A7A	С
AHY	$R_1,D_2(X_2,B_2)$	Add Halfword (32←16)		E37A	
AL	$R_1,D_2(X_2,B_2)$	Add Logical (32)	RX	5E	C .
ALC	$R_1,D_2(X_2,B_2)$	Add Logical with Carry (32)	-	E398	
ALCG	$R_1,D_2(X_2,B_2)$	Add Logical with Carry (64)	-	E388	
ALCGR	R ₁ ,R ₂	Add Logical with Carry (64)		B988	сΝ
ALCR	R_1,R_2	Add Logical with Carry (32)	RRE	B998	c N3
ALFI	R_1,I_2	Add Logical Immediate (32)	RIL	C2B	c El
ALG	$R_1,D_2(X_2,B_2)$	Add Logical (64)	RXY_2	E30A	сN
ALGF	$R_1,D_2(X_2,B_2)$	Add Logical (64←32)	RXY ₂	E31A	сN
ALGFI	R_1,I_2	Add Logical Immediate (64←32)	RIL	C2A	c El
ALGFR	R_1,R_2	Add Logical (64←32)	RRE	B91A	сΝ
ALGR	R_1,R_2	Add Logical (64)	RRE	B90A	сN
ALGSI	D ₁ (B ₁),l ₂	Add Logical with Signed Immediate (64←8)	SIY	EB7E	c GE
ALR	R ₁ ,R ₂	Add Logical (32)	RR	1E	С
ALSI	D ₁ (B ₁),l ₂	Add Logical with Signed Immediate (32←8)	SIY	EB6E	c GE
ALY	R ₁ ,D ₂ (X ₂ ,B ₂)	Add Logical (32)		E35E	
AP	$D_1(L_1,B_1),D_2(L_2,B_2)$		SS ₂	FA	С
AR	R ₁ ,R ₂	Add (32)	RR	1A	С
ASI	D ₁ (B ₁),l ₂	Add Immediate (32←8)	SIY	EB6A	
AU	$R_1,D_2(X_2,B_2)$	Add Unnormalized (SH)	RX	7E	c
AUR	R ₁ ,R ₂	Add Unnormalized (SH)	RR	3E	c
AW		Add Unnormalized (SH)	RX	6E	С
AWR	$R_1,D_2(X_2,B_2)$ R_1,R_2	Add Unnormalized (LH)	RR	2E	c
AXBR		. ,		B34A	
	R ₁ ,R ₂	Add (EB)	RRE		
AXR	R ₁ ,R ₂	Add Normalized (EH)	RR	36	С
AXTR	R ₁ ,R ₂ ,R ₃	Add (ED)		B3DA	
AY	$R_1,D_2(X_2,B_2)$	Add (32)	_	E35A	C LE
BAKR	R ₁ ,R ₂	Branch and Stack	RRE	B240	q
BAL	$R_1,D_2(X_2,B_2)$	Branch and Link	RX	45	
BALR	R_1,R_2	Branch and Link	RR	05	
BAS	$R_1,D_2(X_2,B_2)$	Branch and Save	RX	4D	
BASR	R ₁ ,R ₂	Branch and Save	RR	0D	
BASSM	R ₁ ,R ₂	Branch and Save and Set Mode	RR	0C	
BC	M ₁ ,D ₂ (X ₂ ,B ₂)	Branch on Condition	RX	47	
BCR	M ₁ ,R ₂	Branch on Condition	RR	07	
BCT	$R_1,D_2(X_2,B_2)$	Branch on Count (32)	RX	46	
BCTG	$R_1,D_2(X_2,B_2)$	Branch on Count (64)		E346	N
BCTGR	R ₁ ,R ₂	Branch on Count (64)	RRE	B946	N
		DIGNOT OIL COULT (OT)	101	レンサリ	

					Class
Mne-	Onerendo	Nome	For-	Op-	& Notes
MONIC	Operands	Name	mat RR	code 06	Notes
BCTR	R ₁ ,R ₂	Branch on Count (32)			
BRAS	R ₁ ,l ₂	Branch Relative and Save	RI ₁	A75	NO
BRASL BRC	R ₁ ,l ₂	Branch Relative and Save Long	RIL ₁	C05	N3
BRCL	M ₁ ,l ₂	Branch Relative on Condition	RIL ₂	A74	N3
BRCT	M ₁ ,l ₂	Branch Relative on Condition Long Branch Relative on Count (32)	-	C04 A76	INO
BRCTG	R ₁ ,l ₂	. ,	Rl₁ Rl₁	A77	N
BRXH	R_1, I_2 R_1, R_3, I_2	Branch Relative on Count (64) Branch Relative on Index High (32)	RSI	84	IN
	R ₁ ,R ₃ ,I ₂	Branch Relative on Index High (64)	RIE₄	EC44	N
BRXLE	R ₁ ,R ₃ ,l ₂	Branch Relative on Index Low or Equal (32)	RSI	85	14
BRXLG	R ₁ ,R ₃ ,l ₂	Branch Relative on Index Low or Equal (64)	RIE₄	EC45	N
BSA	R ₁ ,R ₂	Branch and Set Authority	RRE	B25A	
BSG	R ₁ ,R ₂	Branch in Subspace Group	RRE	B258	ч
BSM	R ₁ ,R ₂	Branch and Set Mode	RR	0B	
BXH	R ₁ ,R ₃ ,D ₂ (B ₂)	Branch on Index High (32)	RS ₁	86	
BXHG	R ₁ ,R ₃ ,D ₂ (B ₂)	Branch on Index High (64)		EB44	N
BXLE	R ₁ ,R ₃ ,D ₂ (B ₂)	Branch on Index Low or Equal (32)	RS ₁	87	
BXLEG	R ₁ ,R ₃ ,D ₂ (B ₂)	Branch on Index Low or Equal (64)			N
C	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare (32)	RX	59	C
CD	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare (LH)	RX	69	C
CDB	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare (LB)	RXE	ED19	C
CDBR	R ₁ ,R ₂	Compare (LB)		B319	
CDFBR		Convert from Fixed (LB←32)	RRE	B395	•
CDFR	R ₁ ,R ₂	Convert from Fixed (LH←32)	RRE	B3B5	
CDGBR		Convert from Fixed (LB←64)		B3A5	N
CDGR	R ₁ ,R ₂	Convert from Fixed (LB←64)		B3C5	
CDGTR		Convert from Fixed (LD ← 64)	RRE	B3F1	TF
CDR	R ₁ ,R ₂	Compare (LH)	RR	29	С
CDS	R ₁ ,R ₃ ,D ₂ (B ₂)	Compare Double and Swap (32)	RS ₁	вв	С
CDSG	R ₁ ,R ₃ ,D ₂ (B ₂)	Compare Double and Swap (64)		EB3E	c N
CDSTR		Convert from Signed Packed (LD ←64)		B3F3	
CDSY	R ₁ ,R ₃ ,D ₂ (B ₂)	Compare Double and Swap (32)	RSY ₁	EB31	c LD
CDTR	R_1,R_2	Compare (LD)	RRE	B3E4	c TF
CDUTR	R_1,R_2	Convert from Unsigned Packed (LD ←64)	RRE	B3F2	TF
CE	$R_1,D_2(X_2,B_2)$	Compare (SH)	RX	79	С
CEB	$R_1,D_2(X_2,B_2)$	Compare (SB)	RXE	ED09	C
CEBR	R_1,R_2	Compare (SB)	RRE	B309	С
CEDTR	R ₁ ,R ₂	Compare Biased Exponent (LD)	RRE	B3F4	c TF
CEFBR	R_1,R_2	Convert from Fixed (SB←32)	RRE	B394	
CEFR	R_1,R_2	Convert from Fixed (SH←32)	RRE	B3B4	
CEGBR		Convert from Fixed (SB ← 64)	RRE	B3A4	N
CEGR	R_1,R_2	Convert from Fixed (SH←64)	RRE	B3C4	N
CER	R_1,R_2	Compare (SH)	RR	39	С
CEXTR	R_1,R_2	Compare Biased Exponent (ED)	RRE		
CFC	$D_2(B_2)$	Compare and Form Codeword	S	B21A	
	R_1,M_3,R_2	Convert to Fixed (32←LB)	-	B399	С
CFDR	R_1,M_3,R_2	Convert to Fixed (32←LH)	_		С
CFEBR	R_1,M_3,R_2	Convert to Fixed (32←SB)	_		С
CFER	R ₁ ,M ₃ ,R ₂	Convert to Fixed (32←SH)	-	B3B8	
CFI	R ₁ ,l ₂	Compare Immediate (32)	RIL		
CFXBR	R ₁ ,M ₃ ,R ₂	Convert to Fixed (32←EB)		B39A	
CFXR	R ₁ ,M ₃ ,R ₂	Convert to Fixed (32←EH)	-	B3BA	
CG	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare (64)		E320	
CGDBR	R ₁ ,M ₃ ,R ₂	Convert to Fixed (64←LB)	-	B3A9	
CGDR	R ₁ ,M ₃ ,R ₂	Convert to Fixed (64←LH)	-	B3C9	
CGDTR	R ₁ ,M ₃ ,R ₂	Convert to Fixed (64 ← LD)	_	B3E1	
CGEBR	R ₁ ,M ₃ ,R ₂	Convert to Fixed (64 ← SB)	_	B3A8	
CGER		Convert to Fixed (64←SH)	HHFo	B3C8	CIN
CCE	R ₁ ,M ₃ ,R ₂	, ,	_	E000	o N!
CGF CGFI	R_1, N_2, N_2 $R_1, D_2(X_2, B_2)$ R_1, I_2	Compare (64←32) Compare Immediate (64←32)	_	E330 C2C	c N c El

monic Operands Name mat code Name CGFR R₁,1₂ Compare (64←32) RIL CGC c CGFR R₁,1₂ Compare Haltword (64←16) RXY₂ E334 c CGHI R₁,1₂ Compare Haltword Immediate (64←16) RIL AFC c	Mne-			For-	Op-	Class &
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		Operands		mat	code	Notes
CGH R₁,D₂(X₂,B₂) Compare Halfword Immediate (64←16) RXY₂ E334 c CGH CGHIRL R₁,1₂ Compare Halfword Immediate (64←16) RIL A7F C C C <t< td=""><td></td><td></td><td>' '</td><td></td><td></td><td>cN</td></t<>			' '			cN
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						c GE
CGHRIL R _{1/2} Compare Halfword Relative Long (64 ← 16) ρ RIL C64 C64 C6GHS ρ C64 C7 C6GHS ρ RIL C64 C64 C7 C6GHS ρ RIL C68 C67 C6GHS ρ RIL C68 C64				-		c GE
						c N
CGIB R₁½MgD4(B4) Compare Immediate and Branch (64←6) RIS ECFC GE GE CGI RIL2,M3,14 Compare Immediate and Branch Relative (64←6) RIE3 ECFC GE GE GCGR R₁,R₂,M3,D4(B4) Compare Immediate and Trap (64←16) RIE1 EC7C GE GE <td< td=""><td></td><td></td><td></td><td></td><td></td><td>c GE</td></td<>						c GE
CGIJ R $_{1}l_2M_3$, Compare Immediate and Branch Relative (64 \leftarrow 8) RIE $_3$ EC7C GE (64 \leftarrow 8) R $_1$ R $_2$, M $_3$ Compare Immediate and Trap (64 \leftarrow 16) RIE $_1$ EC70 GE R $_1$ R $_2$, M $_3$ D $_4$ (B $_4$) Compare and Branch (64) RIE $_2$ EC64 GE CGRJ R $_1$ R $_2$ R $_3$ D $_4$ (B $_4$) Compare and Branch Relative (64) RIE $_2$ EC64 GE CGRJ R $_1$ R $_2$ R $_3$ D $_4$ (B $_4$) Compare and Branch Relative (64) RIE $_2$ EC64 GE CGRJ R $_1$ R $_2$ R $_3$ D $_4$ (B $_4$) Compare and Branch Relative (64) RIE $_2$ EC64 GE CGRJ R $_1$ R $_2$ R $_3$ D $_4$ Compare and Branch Relative (64) RIE $_2$ EC64 GE CGXBR R $_1$ R $_3$ P $_4$ C Convert to Fixed (64 \leftarrow EB) RIP $_2$ B3AA c N CGXBR R $_1$ M $_3$ R $_2$ Convert to Fixed (64 \leftarrow EB) RIP $_2$ B3AA c N CGXBR R $_1$ M $_3$ R $_2$ Convert to Fixed (64 \leftarrow ED) RIP $_2$ B3CA c N CHHSI D $_4$ (B $_1$) $_2$ Compare Halfword (32 \leftarrow 16) RIP $_4$ C CHHSI D $_4$ (B $_1$) $_2$ Compare Halfword Immediate (16 \leftarrow 16) SIL E554 C CHHSI D $_4$ (B $_1$) $_2$ Compare Halfword Immediate (32 \leftarrow 16) RIL C65 c COHPart R $_1$ D $_2$ (X $_2$ D $_3$) Compare Halfword Immediate (32 \leftarrow 16) RIL C55 c COHPAR R $_1$ D $_2$ (X $_2$ D $_3$) Compare Halfword Immediate (32 \leftarrow 16) RIL C65 c COHPAR R $_1$ D $_2$ (X $_2$ D $_3$) Compare Halfword Immediate (32 \leftarrow 16) RIL C55 c COHPAR R $_1$ D $_2$ (X $_2$ D $_3$) Compare Halfword Immediate (32 \leftarrow 16) RIL C65 c COHPAR R $_1$ D $_2$ (X $_2$ D $_3$) Compare Halfword Immediate (32 \leftarrow 16) RIL C65 c COHPAR R $_1$ D $_2$ (X $_2$ D $_3$) Compare Halfword Immediate Relative RIE $_3$ EC7C GE CHI R $_1$ D $_2$ CD $_3$ D $_4$ CD $_4$						
CGIT R₁, l₂, M₃ Compare Immediate and Trap (64←16) RIE₁ EC70 GE CGR R₁, R₂, M₃, D₄(B₄) Compare (64) RRE B920 c CGRJ R₁, R₂, M₃, J₄ Compare and Branch Relative (64) RIE₂ EC64 GE CGRI R₁, R₂, M₃, J₄ Compare and Branch Relative (64) RIE₂ EC64 GE CGRTR R₁, R₂, M₃ Compare Relative Long (64) RRF B860 GE CGXBR R₁, M₃, R₂ Convert to Fixed (64←EB) RRF₂ B3AA cN CGXTR R₁, M₃, R₂ Convert to Fixed (64←EB) RRF₂ B3CA cN CGXTR R₁, M₃, R₂ Convert to Fixed (64←ED) RRF₂ B3E9 cT CHHSI D₁(B₁), I₂ Compare Halfword (32←16) RX 49 c CHHSI D₁(B₁), I₂ Compare Halfword Immediate (16←16) RX RIL C65 c CHSI P₁, I₂ Compare Halfword Immediate (32←16) RIL C65 c CHSI P₁, I₂ Compare Halfword (32←16) RXY₂ E379 c CHSI			Compare Immediate and Branch Relative			
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	CGIT	R. la Ma	` ,	RIF.	EC70	GE
CGRB H₁,R₂,M₃,D₄(B₄) Compare and Branch (64) RRS ECE4 GE CGRJ R₁,R₂,M₃,I₄ Compare and Branch Relative (64) RIE₂ EC64 GE CGRI R₁,R₂,M₃ Compare Relative Long (64) RIE₂ EC64 GE CGXBR R₁,M₃,R₂ Comvert to Fixed (64←EB) RRF₂ B854 c CGXTR R₁,M₃,R₂ Convert to Fixed (64←EB) RRF₂ B324 c CGXTR R₁,M₃,R₂ Convert to Fixed (64←EB) RRF₂ B329 c CHH SI D₁(B₁),I₂ Compare Halfword (32←16) RX 49 c CHH R₁,I₂ Compare Halfword Immediate (32←16) RIL C65 c CHHI R₁,I₂ Compare Halfword Immediate (32←16) RIL C65 c CHHI R₁,I₂ Compare Halfword Immediate (32←16) RIL C65 c CHHI R₁,I₂ Compare Halfword Immediate (32←16) RIL C65 c CHHI R₁,I₂ Compare Halfword Immediate (32←16) RIL C65 c						
CGRJ R_1, R_2, M_3, I_4 Compare and Branch Relative (64) RIE2 EC64 GE CGRI R_1, P_2, M_3 Compare Relative Long (64) RIL C68 0 CGRIR R_1, R_2, M_3 Compare and Trap (64) RRF B960 GE CGXBR R_1, M_3, R_2 Convert to Fixed (64 ← Eb) RRF2 B3AA ch CGXTR R_1, M_3, R_2 Convert to Fixed (64 ← Eb) RRF2 B3CA ch CGXTR R_1, M_3, R_2 Convert to Fixed (64 ← Eb) RRF2 B3CA ch CHHSI $D_1(B_1) I_2$ Compare Halfword (32 ← 16) RIL C65 C6 CHHSI $D_1(B_1) I_2$ Compare Halfword Immediate (32 ← 16) RIL C65 C6 CHHI R_1, I_2 Compare Halfword Immediate (32 ← 16) RIL C65 C6 CHHI R_1, I_2 Compare Halfword Immediate (32 ← 16) RIL C65 C6 CHY R_1, I_2 Compare Halfword Immediate (32 ← 16) RIL C65 C6						
CGRIL R_1, l_2 Compare Relative Long (64) RIL C68 c C6 CGRTB R_1, l_2, M_3 Compare and Trap (64) RRF B860 GE CGXBR R_1, M_3, R_2 Convert to Fixed (64 ← EB) RRF2 B3AA c N CGXTR R_1, M_3, R_2 Convert to Fixed (64 ← EB) RRF2 B3CA c N CH R_1, M_3, R_2 Convert to Fixed (64 ← EB) RRF2 B3CA c N CH R_1, M_3, R_2 Convert to Fixed (64 ← EB) RRF2 B3CA c N CH $R_1, D_2(X_2, B_2)$ Compare Halfword Immediate (16 ← 16) SIL E554 c G CHIS R_1, l_2 Compare Halfword Immediate (32 ← 16) RIL A7E C CHRI R_1, l_2 Compare Halfword Immediate (32 ← 16) RIL C65 C6 CHB R_1, l_2 Compare Halfword Immediate (32 ← 16) RIS ECFE GE CHB R_1, l_2 Compare Halfword Immediate (32 ← 16) RIS ECFE GE CHB			. , ,			
CGRT R ₁ ,R ₂ ,M ₃ Compare and Trap (64) RRF B960 GECGXBR R ₁ ,M ₃ ,R ₂ Convert to Fixed (64 ← EB) RRF ₂ B3AA cNRGXBR R ₁ ,M ₃ ,R ₂ Convert to Fixed (64 ← ED) RRF ₂ B3AA cNRGXBR R ₁ ,M ₃ ,R ₂ Convert to Fixed (64 ← ED) RRF ₂ B3CA cNR R ₁ ,M ₃ ,R ₂ Convert to Fixed (64 ← ED) RRF ₂ B3CA cNR R ₁ ,M ₃ ,R ₂ Compare Halfword (32 ← 16) RX 49 cCHBIS D ₁ (B ₁),I ₂ Compare Halfword Immediate (16 ← 16) SIL E554 cGNB RIL ₂ CHBIS D ₁ (B ₁),I ₂ Compare Halfword Immediate (32 ← 16) RI ₁ A7E cCHBI R ₁ ,I ₂ Compare Halfword Relative Long (32 ← 8) RIL C65 cGNB R ₁ ,D ₂ (X ₂ ,B ₂) Compare Halfword Relative Long (32 ← 8) RIL C65 cGNB R ₁ ,D ₂ (X ₂ ,B ₂) Compare Halfword Relative Long (32 ← 8) RIS CFE GECHBIS R ₁ ,I ₂ ,M ₃ ,D ₄ (B ₄) Compare Immediate and Branch Relative RIL ₃ CFT GECHBIS R ₁ ,I ₂ ,M ₃ ,D ₄ (B ₄) Compare Immediate and Branch Relative RIL ₃ CFT GECHBIS R ₁ ,I ₂ ,M ₃ ,D ₄ (B ₄) Compare Immediate and Branch Relative RIL ₃ CFT GECHBIS R ₁ ,I ₂ ,M ₃ ,D ₄ (B ₄) Compare Logical (Character) SS ₁ D5 CCHC D ₁ (L,B ₁),D ₂ (B ₂) Compare Logical (Character) SS ₁ D5 CCHC R ₁ ,R ₃ ,D ₂ (B ₂) Compare Logical Long Extended RS ₁ A9 cCHCLU R ₁ ,R ₃ ,D ₂ (B ₂) Compare Logical Long Extended RS ₁ A9 cCHCLU R ₁ ,R ₃ ,D ₂ (B ₂) Compare Logical Long Unicode RSY ₁ EBBF GECHLU R ₁ ,I ₂ Compare Logical Immediate (32 ← 16) SIL E550 CCHC R ₁ ,I ₂ ,B ₃ CFT GECHBIS R ₁ ,I ₂ Compare Logical Immediate (32 ← 16) SIL E550 CCHC R ₁ ,R ₃ ,D ₂ (B ₂) Compare Logical Immediate (32 ← 16) SIL E550 CCHC R ₁ ,R ₃ ,D ₂ (B ₂) Compare Logical Immediate (32 ← 16) SIL E550 CCHC R ₁ ,R ₃ ,D ₄ (B ₂) Compare Logical Immediate (32 ← 16) SIL E550 CCHGFR R ₁ ,I ₂ Compare Logical Relative Long (64 ← 32) RIL C2E CECHGFR R ₁ ,I ₂ Compare Logical Relative Long (64 ← 32) RIL C2E CECHGFR R ₁ ,I ₂ Compare Logical Relative Long (64 ← 16) SIL E550 CCHGFR R ₁ ,I ₂ ,M ₃ ,D ₄ (B ₄) Compare Logical Relative Long (64 ← 16) SIL E550 CCHGFR R ₁ ,R ₂ ,M ₃ ,D ₄ (B ₄) Compare Logical Immediate and Branch Rel Ril ₂ CCM Compare Logical Immed	CGRL		• • • • • • • • • • • • • • • • • • • •	-		c GE
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	CGRT		- · ·	RRF		GE
CGXR R ₁ ,M ₃ ,R ₂ Convert to Fixed (64←EH) RRF ₂ B3CA c NCGXTR R ₁ ,M ₃ ,R ₂ Convert to Fixed (64←ED) RRF ₂ 83E9 c T R ₁ ,D ₂ (X ₂ ,B ₂) Compare Halfword (32←16) SIL E55 c C C CHHSI D ₁ (B ₁) ₁ ₂ Compare Halfword Immediate (32←16) RI ₁ A7E c C CHI R ₁ ,1 ₂ Compare Halfword Immediate (32←16) RI ₁ A7E c CHRL R ₁ ,1 ₂ Compare Halfword Relative Long (32←8) RIL C65 c C CHSI D ₁ (B ₁) ₁ ₂ Compare Halfword Relative Long (32←6) RIL C65 c C C CHSI D ₁ (B ₁) ₂ Compare Halfword (32←16) RIX C65 c C C C C R ₁ ,R ₂ ,R ₃ ,D ₄ (B ₄) Compare Immediate and Branch (32←8) RIS CFE GE C C C R ₁ ,1 ₂ ,M ₃ ,D ₄ (B ₄) Compare Immediate and Branch Relative R ₁ ,B ₂ E55 C C G C C C R ₁ ,1 ₂ ,M ₃ ,D ₄ (B ₄) Compare Immediate and Branch Relative RIS E55 C C G C C C C D ₁ (LB ₁),D ₂ (X ₂ ,B ₂) Compare Immediate and Branch Relative RIS E55 C C G C C C D ₁ (LB ₁),D ₂ (B ₂) Compare Immediate and Branch Relative RIS E55 C C G C C C D ₁ (LB ₁),D ₂ (B ₂) Compare Logical (64haracter) RIE E55 C C C C D ₁ (LB ₁),D ₂ (B ₂) Compare Logical (64haracter) SS ₁ D5 c C C C C D ₁ (LB ₁),D ₂ (B ₂) Compare Logical (64haracter) SS ₁ D5 c C C C C C C C C C C C C C C C C C C	CGXBR		Convert to Fixed (64 ←EB)	RRF ₂	ВЗАА	c N
CGXTR R ₁ ,M ₃ ,R ₂ Convert to Fixed (64←ED) RRF ₂ 83E9 c TCH R ₁ ,D ₂ (X ₂ ,B ₂) Compare Halfword (32←16) RX 49 c CHHSI D ₁ (B ₁).1 ₂ Compare Halfword Immediate (16←16) SIL E55C c CHBI R ₁ ,1 ₂ Compare Halfword Immediate (32←16) RI ₁ A7E c CFI CHBI D ₁ (B ₁).1 ₂ Compare Halfword Immediate (32←16) RI ₁ A7E c CFI CHBI D ₁ (B ₁).1 ₂ Compare Halfword Immediate (32←16) RXV ₂ E379 c LC CHBI D ₁ (B ₁).1 ₂ Compare Halfword Immediate (32←16) RXV ₂ E379 c LC CHBI D ₁ (B ₁).1 ₂ Compare Immediate and Branch (32←8) RIS ECFE GE CIJ R ₁ ,1 ₂ ,M ₃ ,D ₄ (B ₄) Compare Immediate and Branch Relative (32←36) RIS ECFE GE CIJ R ₁ ,1 ₂ ,M ₃ ,D ₄ (B ₄) Compare Immediate and Branch Relative (32←36) RIS ECFE GE CIG R ₁ ,D ₂ (X ₂ ,B ₂) Compare Immediate and Trap (32←16) RIE ₁ EC72 GE CIG R ₁ ,D ₂ (X ₂ ,B ₂) Compare Logical (character) RRE B241 c CC CLC D ₁ (L,B ₁),D ₂ (B ₂) Compare Logical (character) SS ₁ D5 c CLC D ₁ (L,B ₁),D ₂ (B ₂) Compare Logical (character) SS ₁ D5 c CLC CLC R ₁ ,R ₃ ,D ₂ (B ₂) Compare Logical Long Extended RS ₁ A9 c CLC R ₁ ,R ₃ ,D ₂ (B ₂) Compare Logical Immediate (32←16) SIL E55D CC CLC R ₁ ,R ₃ ,D ₂ (B ₂) Compare Logical Immediate (32←16) SIL E55D CC CLFI R ₁ ,1 ₂ Compare Logical Immediate (32←16) SIL E55D CC CLFI R ₁ ,1 ₂ Compare Logical Immediate (32←6) RIE C73 GE CLGFR R ₁ ,D ₂ (X ₂ ,B ₂) Compare Logical Immediate (64←32) RIL C2F c CLGFR R ₁ ,1 ₂ Compare Logical Immediate (64←32) RIL C2F c CLGFR R ₁ ,1 ₂ Compare Logical Immediate (64←32) RIL C2E c CLGFR R ₁ ,1 ₂ Compare Logical Immediate (64←16) SIL C66 c CLGFR R ₁ ,1 ₂ Compare Logical Immediate and Branch Rel RIB B31 C66 c CLGFR R ₁ ,1 ₂ Compare Logical Immediate (64←16) SIL C66 c CLGFR R ₁ ,1 ₂ Compare Logical Immediate and Branch Rel RIB B31 C67 C61 C1GFR R ₁ ,1 ₂ Compare Logical Immediate (64←16) RIL C66 c C1GFR R ₁ ,1 ₂ Compare Logical Immediate and Branch Rel RIB B32 C CLGFR R ₁ ,1 ₂ Compare Logical Immediate and Branch Rel RIB C67 C61 C1GFR R ₁ ,1 ₂ Compare Logical Immediate and Branch Rel RIB C67 C1GR	CGXR		· · · · · · · · · · · · · · · · · · ·	_		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CGXTR		' '	_		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	CH			_		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CHHSI		Compare Halfword Immediate (16←16)	SIL	E554	c GE
CHSI D ₁ (B_1).l ₂ Compare Halfword Immediate (32←16) SIL E55C c CHY R ₁ ,D ₂ (X ₂ ,B ₂) Compare Halfword (32←16) RXY ₂ E379 c L CIB R ₁ ,l ₂ ,M ₃ ,D ₄ (B ₄) Compare Immediate and Branch (32←6) RIS ECFE GE CIJ R ₁ ,l ₂ ,M ₃ ,D ₄ (B ₄) Compare Immediate and Branch Relative (32←8) RIS ECFE GE CIJ R ₁ ,l ₂ ,M ₃ ,D ₄ Compare Immediate and Trap (32←16) RIE ₁ EC72 GE CKSM R ₁ ,R ₂ Checksum RRE B241 c CL R ₁ ,D ₂ (X ₂ ,B ₂) Compare Logical (32) RX 55 c CLC D ₁ (L,B ₁),D ₂ (B ₂) Compare Logical (character) SS ₁ D5 c CLCL R ₁ ,R ₂ Compare Logical Long Extended RS ₁ A9 c CLCL R ₁ ,R ₃ ,D ₂ (B ₂) Compare Logical Long Extended RS ₁ A9 c CLCLU R ₁ ,R ₃ ,D ₂ (B ₂) Compare Logical Immediate (32←16) SIL E55D c CLFI R ₁ ,R ₃ ,D ₂ (B ₂) Compare Logical Immediate (32) RIL C2F c ECLFI R ₁ ,R ₃ ,D ₂ (B ₂) Compare Logical Immediate (32) RIL C2F c ECLFI R ₁ ,R ₃ ,D ₂ (B ₂) Compare Logical Immediate (32) RIL C2F c ECLFI R ₁ ,R ₃ ,D ₂ (B ₂) Compare Logical Immediate and Trap (32←16) RI ₁ ,D ₂ (X ₂ ,B ₂) Compare Logical Immediate (32←16) RIL C2F c ECLFI R ₁ ,R ₂ Compare Logical Immediate (32←16) RIL C2F c ECLFI R ₁ ,R ₂ Compare Logical Immediate (32←16) RIL C2F c ECLGF R ₁ ,D ₂ (X ₂ ,B ₂) Compare Logical (64←32) RIL C2F c ECLGF R ₁ ,D ₂ (X ₂ ,B ₂) Compare Logical (64←32) RIL C2E c ECLGF R ₁ ,D ₂ (X ₂ ,B ₂) Compare Logical (64←32) RIL C2E c ECLGF R ₁ ,R ₂ Compare Logical Relative Long (64←32) RIL C2E c ECLGF R ₁ ,R ₂ Compare Logical Relative Long (64←16) RIL C66 c CCLGF R ₁ ,R ₂ Compare Logical Immediate and Branch Rel RiB ₃ EC7D GE ative (64←8) Compare Logical Immediate and Branch Rel RiB ₃ EC7D GE ative (64←8) Compare Logical Immediate and Branch Rel RiB ₃ EC7D GE ative (64←8) Compare Logical Immediate (64←16) RIL C66 c CCLGI R ₁ ,R ₁ ,R ₂ ,M ₃ ,I ₄ Compare Logical Immediate and Branch Rel RiB ₃ EC7D GE ative (64←8) Compare Logical Immediate (64←16) RIL C66 c CCLGI R ₁ ,R ₂ ,M ₃ ,I ₄ Compare Logical Immediate and Branch Rel RiB ₂ EC7D GE ative (64←8) Compare Logical Immediate (64) RIB ₂ EC65 GE	CHI	R_1,I_2	Compare Halfword Immediate (32←16)	RI_1	A7E	С
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	CHRL	R_1,I_2	Compare Halfword Relative Long (32←8)	RIL	C65	c GE
CIB R ₁ , l ₂ , M ₃ , D ₄ (B ₄) Compare Immediate and Branch (32 \leftarrow 8) RIS ECFE GE CIJ R ₁ , l ₂ , M ₃ , I ₄ Compare Immediate and Branch Relative (32 \leftarrow 8) RIS ECFE GE CIT R ₁ , l ₂ , M ₃ , I ₄ Compare Immediate and Branch Relative (32 \leftarrow 8) RIS ECFE GE CIT R ₁ , l ₂ , M ₃ Compare Immediate and Trap (32 \leftarrow 16) RIE ₁ EC72 GE CIC R ₁ , R ₂ Checksum RRE B241 c CL B ₁ , D ₂ (K ₂ , B ₂) Compare Logical (32) RX 55 c CLC D ₁ (L, B ₁), D ₂ (B ₂) Compare Logical (64 raracter) SS ₁ D5 c CLCL R ₁ , R ₂ Compare Logical (64 raracter) SS ₁ D5 c CLCL R ₁ , R ₂ Compare Logical Long Extended RS ₁ A9 c CLCL R ₁ , R ₃ , D ₂ (B ₂) Compare Logical Long Unicode RSY ₁ EB8F c CLCL R ₁ , R ₃ , D ₂ (B ₂) Compare Logical Immediate (32 \leftarrow 16) SIL E55D c CLF R ₁ , R ₃ , D ₂ (B ₂) Compare Logical Immediate (32) RIL C2F c CLF R ₁ , R ₂ Compare Logical Immediate (32) RIL C2F c CLF R ₁ , R ₂ Compare Logical Immediate (32) RIL C2F c CLF R ₁ , R ₂ Compare Logical Immediate (64 \leftarrow 32) RIL C2F c CLG R ₁ , R ₁ , R ₂ Compare Logical (64) RXY ₂ E321 c N CAMPAR CAMP	CHSI	$D_1(B_1),I_2$	Compare Halfword Immediate (32←16)	SIL	E55C	c GE
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CHY	$R_1,D_2(X_2,B_2)$	Compare Halfword (32 ←16)	RXY_2	E379	c LD
CIT R ₁ , I ₂ , M ₃ Compare Immediate and Trap (32←16) RIE ₁ EC72 GE CKSM R ₁ , R ₂ Checksum RRE B241 GL CLG R ₁ , D ₂ (X_2 , B ₂) Compare Logical (32) RX 55 CCLC D ₁ (I.B ₁), D ₂ (B ₂) Compare Logical (character) SS ₁ D5 CCLC D ₁ (I.B ₁), D ₂ (B ₂) Compare Logical (character) SS ₁ D5 CCLC D ₁ (I.B ₁), D ₂ (B ₂) Compare Logical Long Extended RS ₁ A9 CCLCLE R ₁ , R ₃ , D ₂ (B ₂) Compare Logical Long Extended RS ₁ A9 CCLCLE R ₁ , R ₃ , D ₂ (B ₂) Compare Logical Long Unicode RSY ₁ EB8F CCLCLH R ₁ , R ₃ , D ₂ (B ₂) Compare Logical Immediate (32←16) SIL E550 CCLFHSI D ₁ (B ₁), I ₂ Compare Logical Immediate (32←16) SIL C2F CCLFHSI R ₁ , I ₂ Compare Logical Immediate (32) RIL C2F CCLFHSI R ₁ , I ₂ Compare Logical Immediate and Trap (32+16) SIL C2F CCLFHSI R ₁ , I ₂ Compare Logical (64) RXY ₂ E331 CN CMB R ₁ , D ₂ (X ₂ , B ₂) Compare Logical (64) RXY ₂ E331 CN CMB R ₁ , D ₂ (X ₂ , B ₂) Compare Logical (64←32) RXY ₂ E331 CN CMB R ₁ , D ₂ (X ₂ , B ₂) Compare Logical (64←32) RIL C2F CCLGFI R ₁ , I ₂ Compare Logical (64←32) RIL C2F CCLGFIR R ₁ , I ₂ Compare Logical (64←32) RIL C2F CCLGFIR R ₁ , I ₂ Compare Logical Relative Long (64←32) RIL C2F CCLGFIR R ₁ , I ₂ Compare Logical Relative Long (64←32) RIL C2F CCLGFIR R ₁ , I ₂ Compare Logical Relative Long (64←16) SIL E559 CCLGHSI D ₁ (B ₁), I ₂ Compare Logical Immediate and Branch RIL C2F CMB R ₁ , I ₂ , M ₃ , I ₄ Compare Logical Immediate and Branch RIL C2F CMB R ₁ , I ₂ , M ₃ , I ₄ Compare Logical Immediate and Branch RIL C2F CMB R ₁ , R ₂ , M ₃ , I ₄ Compare Logical Immediate and Branch RIL C2F CMB R ₁ , R ₂ , M ₃ , I ₄ Compare Logical Immediate and Branch RIL C2F CMB R ₁ , R ₂ , M ₃ , I ₄ Compare Logical Immediate and Branch RIL C2F CMB R ₁ , R ₂ , M ₃ , I ₄ Compare Logical Immediate and Branch RIL C2F CMB R ₁ , R ₂ , M ₃ , I ₄ Compare Logical Immediate RIL RIL C2F CMB R ₁ , R ₂ , M ₃ , I ₄ Compare Logical Immediate (64) RIL C2F CMB R ₁ , R ₂ , M ₃ , I ₄ Compare Logical Immediate (64) RIL C2F CMB R ₁ , R ₂ , M ₃ , I ₄ Comp	CIB	$R_1, I_2, M_3, D_4(B_4)$	Compare Immediate and Branch (32←8)	RIS	ECFE	GE
CKSM R ₁ ,R ₂ Checksum RRE B241 c CL R ₁ ,D ₂ (X ₂ ,B ₂) Compare Logical (32) RX 55 c CLC D ₁ (L,B ₁),D ₂ (B ₂) Compare Logical (character) SS ₁ D5 c CLCL R ₁ ,R ₂ Compare Logical Long RR 0F c CLCLE R ₁ ,R ₂ Compare Logical Long Extended RS ₁ A9 c CLCLE R ₁ ,R ₃ ,D ₂ (B ₂) Compare Logical Long Unicode RSY ₁ EB8F c CLCLE R ₁ ,R ₃ ,D ₂ (B ₂) Compare Logical Long Unicode RSY ₁ EB8F c CLCLE R ₁ ,R ₃ ,D ₂ (B ₂) Compare Logical Immediate (32 ←16) SIL E55D c CLCLE R ₁ ,R ₃ ,D ₂ (B ₂) Compare Logical Immediate (32) RIL C2F c CLCLIF R ₁ ,I ₂ Compare Logical Immediate (32) RIL C2F c CLCLIF R ₁ ,I ₂ Compare Logical Immediate (32) RIL C2F c CLCLIF R ₁ ,I ₂ Compare Logical Immediate (32) RIL C2F c CLGIF R ₁ ,I ₂ Compare Logical (64) RXY ₂ E321 c N CMB R ₁ ,I ₂ COmpare Logical (64) RXY ₂ E321 c N CMB R ₁ ,I ₂ Compare Logical (64) RXY ₂ E321 c N CLGFR R ₁ ,I ₂ Compare Logical (64←32) RIL C2E c CLGFR R ₁ ,R ₂ Compare Logical (64←32) RIL C2E c CLGFR R ₁ ,R ₂ Compare Logical Relative Long (64←32) RIL C2E c CLGFR R ₁ ,I ₂ Compare Logical Relative Long (64←32) RIL C66 c CLGFR R ₁ ,I ₂ Compare Logical Relative Long (64←16) RIL C66 c CLGFR R ₁ ,I ₂ Compare Logical Immediate (64←16) RIL C66 c CLGFR R ₁ ,I ₂ Compare Logical Immediate and Branch RIL C66 c CLGFR R ₁ ,I ₂ Compare Logical Immediate and Branch RIL C66 c CLGGIR R ₁ ,I ₂ Compare Logical Immediate and Branch RIL C66 c CLGGIR R ₁ ,I ₂ ,M ₃ ,I ₄ Compare Logical Immediate and Branch RIL C67 Compare Logical Immediate RIL RIL C67 COmpare Logical Immediate RIL RIL C67 COmpare Logical Immediate RIL RIL C67 RIL RIL C67 COmpare Logical Immediate RIL RIL C67 RIL RIL C67 COmpare Logical Immediate RIL RIL C67 RIL C67 COmpare Logical Immediate RIL RIL C67 RIL RIL C67 COmpare Logical Relative Long (64) RIL C67 COmpare Logical Immediate RIL RIL C67 RIL C67 COmpare Logic	CIJ	R_1,I_2,M_3,I_4		RIE ₃	EC7E	GE
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	CIT	R_1,I_2,M_3	Compare Immediate and Trap (32←16)	RIE ₁	EC72	GE
CLC D, $(L,B_1),D_2(B_2)$ Compare Logical (character) SS $_1$ D5 c CLCLE R ₁ ,R ₂ Compare Logical Long Extended RS $_1$ A9 c CLCLE R ₁ ,R ₃ ,D ₂ (B $_2$) Compare Logical Long Extended RS $_1$ A9 c CLCLE R ₁ ,R ₃ ,D ₂ (B $_2$) Compare Logical Long Unicode RS $_1$ BS $_1$ CLCLE R ₁ ,R ₃ ,D ₂ (B $_2$) Compare Logical Long Unicode RS $_1$ BS $_1$ CLCLE R ₁ ,R ₃ ,D ₂ (B $_2$) Compare Logical Immediate (32 CLFHSI D ₁ (B ₁).1 ₂ Compare Logical Immediate (32 CLFHSI D ₁ (B ₁).1 ₂ Compare Logical Immediate (32) RIL C2F c CLFHI R ₁ ,1 ₂ Compare Logical Immediate and Trap (32 - 16) CLG R ₁ ,D ₂ (X ₂ ,B ₂) Compare Logical (64) RXY $_2$ E321 c NCLGFI R ₁ ,D ₂ (X ₂ ,B ₂) Compare Logical (64) RXY $_2$ E331 c NCLGFI R ₁ ,D ₂ (X ₂ ,B ₂) Compare Logical (64 \leftarrow 32) RIL C2E c CLGFIR R ₁ ,D ₂ (X ₂ ,B ₂) Compare Logical (64 \leftarrow 32) RIL C2E c CLGFIR R ₁ ,D ₂ Compare Logical (64 \leftarrow 32) RIL C2E c CLGFIR R ₁ ,D ₂ Compare Logical Relative Long (64 \leftarrow 32) RIL C2E c CLGGFIR R ₁ ,R ₂ Compare Logical Relative Long (64 \leftarrow 16) SIL E559 c CLGHAIS D ₁ (B ₁),D ₂ Compare Logical Immediate (84 \leftarrow 16) SIL E559 c CLGHAIS D ₁ (B ₁),D ₂ Compare Logical Immediate and Branch RIL C6E c Clader R ₁ ,D ₂ (X ₃ ,D ₄ (B ₄) Compare Logical Immediate and Branch RIL C6E c Clader R ₁ ,D ₂ (X ₃ ,D ₄ (B ₄) Compare Logical Immediate and Branch RIL C6E c Compare Logical Immediate RIL RIL C6E c RIL RIL C6E C Compare Logical Immediate RIL RIL C6E C COmpare Logical Rolative Long (64) RIL C6A C0 C1 C1 C1 RIL RIL C6E C0 C1 C1 RIL RIL C6E C0 C1 C1 RIL RIL C6E C0 C1	CKSM	R ₁ ,R ₂	Checksum	RRE	B241	С
CLCLE R ₁ ,R ₂ Compare Logical Long Extended RS ₁ A9 c CLCLE R ₁ ,R ₃ ,D ₂ (B ₂) Compare Logical Long Extended RS ₁ A9 c CLCLU R ₁ ,R ₃ ,D ₂ (B ₂) Compare Logical Long Unicode RSY ₁ E85 c CLCHSI D ₁ (B ₁),l ₂ Compare Logical Immediate (32 \leftarrow 16) SIL E550 c CLFHSI D ₁ (B ₁),l ₂ Compare Logical Immediate (32 \leftarrow RIL C2F c CLFIT R ₁ ,l ₂ ,M ₃ Compare Logical Immediate (32) RIL C2F c CLFIT R ₁ ,l ₂ ,M ₃ Compare Logical Immediate and Trap (32 \leftarrow 16) CLG R ₁ ,D ₂ (X ₂ ,B ₂) Compare Logical (64) RXY ₂ E331 c N CM ₃ CCHGFI R ₁ ,D ₂ (X ₂ ,B ₂) Compare Logical (64 \leftarrow 32) RIL C2F c CLGFI R ₁ ,D ₂ (X ₂ ,B ₂) Compare Logical (64 \leftarrow 32) RIL C2F c CLGFI R ₁ ,D ₂ Compare Logical (64 \leftarrow 32) RIL C2F c CLGFI R ₁ ,D ₂ Compare Logical (64 \leftarrow 32) RIL C2F c CLGFIR R ₁ ,R ₂ Compare Logical (64 \leftarrow 32) RIL C2F c CLGFIR R ₁ ,R ₂ Compare Logical Relative Long (64 \leftarrow 16) RIL C6F c CLGHSI D ₁ (B ₁),l ₂ Compare Logical Relative Long (64 \leftarrow 16) SIL E559 c CLGHSI D ₁ (B ₁),l ₂ Compare Logical Immediate and Branch RIS ECFD GE CLGIJ R ₁ ,1 ₂ ,M ₃ ,I ₄ Compare Logical Immediate and Branch RIS ECFD GE CLGIJ R ₁ ,1 ₂ ,M ₃ ,I ₄ Compare Logical Immediate and Branch RIS ECFD GE CLGI R ₁ ,1 ₂ ,M ₃ ,I ₄ Compare Logical Immediate and Branch RIS ECFD GE CLGI R ₁ ,1 ₂ ,M ₃ ,I ₄ Compare Logical Immediate and Branch RIS ECFD GE CLGR R ₁ ,R ₂ ,M ₃ ,D ₄ (B ₄) Compare Logical Immediate and Branch RIS ECFD GE CLGR R ₁ ,R ₂ ,M ₃ ,D ₄ (B ₄) Compare Logical Immediate RIS RIS ECFS GE CLGR R ₁ ,R ₂ ,M ₃ ,D ₄ (B ₄) Compare Logical Immediate RIS RIS ECFS GE CLGR R ₁ ,R ₂ ,M ₃ ,D ₄ (B ₄) Compare Logical Immediate RIS RIS ECFS GE CLGR R ₁ ,R ₂ ,M ₃ ,D ₄ (B ₄) Compare Logical Immediate (16 \leftarrow 16) RIL C6A c CLGR R ₁ ,R ₂ ,M ₃ ,D ₄ (B ₄) Compare Logical Immediate (16 \leftarrow 16) RIL C6A c CLGR R ₁ ,R ₂ ,M ₃ ,D ₄ (B ₄) Compare Logical And Trap (64) RIS E555 C CLHHSI D ₁ (B ₁ ,I ₂) Compare Logical Relative Long (32 \leftarrow 16) RIL C67 CCHHSI D ₁ (B ₁ ,I ₂) Compare Logical Relative Long (32 \leftarrow 16) RIL C67 CCHHSI D ₁ (B ₁ ,I ₂) Compare	CL		Compare Logical (32)		55	С
CLCLE R ₁ ,R ₃ ,D ₂ (B ₂) Compare Logical Long Extended RS ₁ A9 c CLCLU R ₁ ,R ₃ ,D ₂ (B ₂) Compare Logical Immediate (32 ← 16) SIL E55D c CLFIHSI D ₁ (B ₁),l ₂ Compare Logical Immediate (32) RIL C2F c ECLFIT R ₁ ,l ₂ ,M ₃ Compare Logical Immediate (32) RIL C2F c ECLFIT R ₁ ,l ₂ ,M ₃ Compare Logical Immediate (32) RIL C2F c ECLFIT R ₁ ,l ₂ ,M ₃ Compare Logical Immediate and Trap (32 ← 16) CLG R ₁ ,D ₂ (X ₂ ,B ₂) Compare Logical (64) RXY ₂ E321 c N CLGF R ₁ ,D ₂ (X ₂ ,B ₂) Compare Logical (64 ← 32) RIL C2E c ECLGFR R ₁ ,D ₂ (X ₂ ,B ₂) Compare Logical (64 ← 32) RIL C2E c ECLGFR R ₁ ,R ₂ Compare Logical (64 ← 32) RIL C2E c ECLGFR R ₁ ,R ₂ Compare Logical (64 ← 32) RIL C6E c CLGFR R ₁ ,R ₂ Compare Logical Relative Long (64 ← 32) RIL C6E c CLGFR R ₁ ,R ₂ Compare Logical Relative Long (64 ← 16) RIL C6E c CLGFR R ₁ ,R ₂ Compare Logical Relative Long (64 ← 16) RIL C6E c CLGFR R ₁ ,R ₂ Compare Logical Immediate (64 ← 16) RIL C6E c CLGIJ R ₁ ,I ₂ ,M ₃ ,I ₄ Compare Logical Immediate and Branch RIS ECFD GE Ative (64 ← 8) CLGIJ R ₁ ,I ₂ ,M ₃ ,I ₄ Compare Logical Immediate and Branch RIS ECFD GE Ative (64 ← 8) CLGIJ R ₁ ,I ₂ ,M ₃ ,I ₄ Compare Logical Immediate and Branch RIS ECFD GE Ative (64 ← 8) CLGIJ R ₁ ,I ₂ ,M ₃ ,I ₄ Compare Logical Immediate and Branch RIS ECFD GE Ative (64 ← 16) RIL C6E c CLGIJ R ₁ ,I ₂ ,M ₃ ,I ₄ Compare Logical Immediate and Branch RIS ECFD GE Ative (64 ← 16) RIL C6A c CLGRI R ₁ ,R ₂ ,M ₃ ,I ₄ Compare Logical Immediate (64) RIE ₂ EC65 GE CLGRI R ₁ ,R ₂ ,M ₃ ,I ₄ Compare Logical and Branch Relative Long (64) RIE ₂ EC65 GE CLGRI R ₁ ,R ₂ ,M ₃ ,I ₄ Compare Logical and Branch Relative Long (64) RIE ₂ EC65 GE CLHHSI R ₁ ,I ₂ Compare Logical Immediate (16 ← 16) RIL C6A c CLGRI R ₁ ,R ₂ ,M ₃ Compare Logical and Branch Relative Long (64) RIE ₂ EC65 GE CLHHSI D ₁ (B ₁ ,I ₂) Compare Logical Relative Long (64) RIE ₂ EC65 GE CLHHSI D ₁ (B ₁ ,I ₂) Compare Logical Relative Long (64) RIE ₂ EC65 GE CLHHSI D ₁ (B ₁ ,I ₂) Compare Logical Relative Long (64) RIE ₂ EC65 GE CLHHSI D		$D_1(L,B_1),D_2(B_2)$	- · · · · · · · · · · · · · · · · · · ·	SS ₁	D5	С
CLCLU R ₁ R ₃ D ₂ (E ₂) Compare Logical Long Unicode RSY ₁ EB8F c CLFHSI D ₁ (B ₁)L ₂ Compare Logical Immediate (32 \leftarrow 16) SIL E55D c CCLFI R ₁ L ₂ M ₃ Compare Logical Immediate (32) RIL C2F c ECLFIT R ₁ L ₂ M ₃ Compare Logical Immediate (32) RIL C2F c ECLFIT R ₁ L ₂ M ₃ Compare Logical Immediate and Trap (32 \leftarrow 16) CLG R ₁ D ₂ (X ₂ B ₂) Compare Logical Immediate and Trap (32 \leftarrow 16) CLGF R ₁ D ₂ (X ₂ B ₂) Compare Logical (64) RXY ₂ E321 c N CLGFI R ₁ L ₂ Compare Logical (64 \leftarrow 32) RIL C2E c ECLGFR R ₁ D ₂ (X ₂ B ₂) Compare Logical (64 \leftarrow 32) RIL C2E c ECLGFR R ₁ R ₂ Compare Logical Relative Long (64 \leftarrow 32) RIL C66 c CLGFR R ₁ R ₂ Compare Logical Relative Long (64 \leftarrow 46) RIL C66 c CLGFR R ₁ R ₂ Compare Logical Immediate (64 \leftarrow 16) SIL E559 c CLGIB R ₁ R ₂ Compare Logical Immediate and Branch RIS ECFD GECHGHS R ₁ L ₂ M ₃ D ₄ (B ₄) Compare Logical Immediate and Branch RIS ECFD GECHGHS R ₁ L ₂ M ₃ D ₄ (B ₄) Compare Logical Immediate and Branch RIS ECFD GECHGHS R ₁ L ₂ M ₃ D ₄ (B ₄) Compare Logical Immediate and Branch RIS ECFD GECHGHS R ₁ L ₂ M ₃ D ₄ (B ₄) Compare Logical Immediate and Branch RIS ECFD GECHGHS R ₁ L ₂ M ₃ D ₄ (B ₄) Compare Logical Immediate and Branch RIS ECFD GECHGHS R ₁ L ₂ M ₃ D ₄ (B ₄) Compare Logical Immediate and Branch RIS ECFD GECHGHS R ₁ R ₂ D ₄		R ₁ ,R ₂	Compare Logical Long	RR	0F	ic
$ \begin{array}{llllllllllllllllllllllllllllllllllll$		$R_1, R_3, D_2(B_2)$				
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			·			
$ \begin{array}{llllllllllllllllllllllllllllllllllll$						
CLG R₁D₂(X₂,B₂) Compare Logical (64) RXY₂ E321 c N CLGF R₁D₂(X₂,B₂) Compare Logical (64←32) RIL C2E c E CLGFR R₁D₂(X₂,B₂) Compare Logical (64←32) RIL C2E c E CLGFR R₁,B₂ Compare Logical (64←32) RIL C6E c G CLGFRL R₁,I₂ Compare Logical Relative Long (64←16) RIL C66 c G CLGHRL R₁,I₂ Compare Logical Immediate (64←16) SIL E559 c G CLGHSI D₁(B₁,I₂ Compare Logical Immediate and Branch RIS ECFD G CLGIB R₁,I₂,M₃,D₄(B₄) Compare Logical Immediate and Branch Rel- RIE_3 ECFD G CLGIJ R₁,I₂,M₃ Compare Logical Immediate and Branch Rel- RIE_3 EC7D G CLGIT R₁,I₂,M₃ Compare Logical Immediate and Branch Rel- RIE_3 EC7D G CLGR R₁,I₂,M₃ Compare Logical (64) RRE B921 c N CLGR R₁,I₂,M₃ </td <td></td> <td></td> <td></td> <td></td> <td></td> <td>c El</td>						c El
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			(32←16)			
CLGFI $R_1 l_2$ Compare Logical Immediate (64 \leftarrow 32) RIL C2E c CLGFR $R_1 R_2$ Compare Logical (64 \leftarrow 32) RRE B931 c CLGFRL $R_1 l_2$ Compare Logical Relative Long (64 \leftarrow 32) RIL C6E c CLGHRL $R_1 l_2$ Compare Logical Relative Long (64 \leftarrow 61) RIL C6E c CLGHSI $D_1(B_1) l_2$ Compare Logical Immediate (64 \leftarrow 61) SIL E559 c CLGIJ $R_1 l_2 M_3 D_4(B_4)$ Compare Logical Immediate and Branch Rel- RIE EC7D GE CLGIJ $R_1 l_2 M_3 I_4$ Compare Logical Immediate and Branch Rel- RIE EC7D GE CLGIT $R_1 l_2 M_3$ Compare Logical Immediate and Branch Rel- RIE EC7D GE CLGR $R_1 R_2$ Compare Logical (64) RRE B921 c CLGR $R_1 R_2$ Compare Logical and Branch Relative (64) RIE EC65 GE CLGRI $R_1 R_2$ Compare Logical and Branch Relative Long (64) RIE EC66 GE CLGRI $R_1 R_2$ <				_		
CLGFR R ₁ , R ₂ Compare Logical (64←32) RRE B931 c CLGFRL R ₁ , I ₂ Compare Logical Relative Long (64←16) RIL C66 c CCLGHRL R ₁ , I ₂ Compare Logical Relative Long (64←16) RIL C66 c CCLGHRL R ₁ , I ₂ Compare Logical Immediate (64←16) RIL C66 c CCLGHB R ₁ , I ₂ , M ₃ , D ₄ (B ₄) Compare Logical Immediate and Branch RIS CFD GE (64+6) CLGHI R ₁ , I ₂ , M ₃ , D ₄ (B ₄) Compare Logical Immediate and Branch Rel- RIE ₃ EC7D GE ative (64←8) CLGHI R ₁ , I ₂ , M ₃ Compare Logical Immediate and Branch Rel- RIE ₃ EC7D GE (64+6) RIL C67 CMP RIE ₁ EC71 GE (64+6) RIL C67 CMP RIE ₂ CMP RIP ₂ , M ₃ , D ₄ (B ₄) Compare Logical (64) RRE B921 c N CLGRB R ₁ , R ₂ , M ₃ , D ₄ (B ₄) Compare Logical and Branch (64) RRE B921 CMP RIP ₂ , M ₃ , D ₄ (B ₄) Compare Logical and Branch Relative (64) RIE ₂ C66 GE CLGRI R ₁ , R ₂ , M ₃ , D ₄ (B ₄) Compare Logical and Branch Relative (64) RIE ₂ C66 GE CLGRI R ₁ , R ₂ , M ₃ , Compare Logical and Trap (64) RRE B961 GE CLGRI R ₁ , R ₂ , M ₃ Compare Logical and Trap (64) RRE B961 GE CLHRIS D ₁ (B ₁), D ₁ (B ₁), D ₂ Compare Logical Relative Long (32←16) RIL C67 CMP COmpare Logical Relative Long (32←16) RIL C67 CMP COmpare Logical Relative Long (32←16) RIL C67 CMP CMP RIP ₂ CMP R				_		
CLGFRL R ₁ ,l ₂ Compare Logical Relative Long (64←32) RIL C6E c CCLGHRL R ₁ ,l ₂ Compare Logical Relative Long (64←16) RIL C66 c CCLGHSI D ₁ (B ₁),l ₂ Compare Logical Immediate (64←16) SIL E559 c CCLGHSI D ₁ (B ₁),l ₂ Compare Logical Immediate and Branch RIS ECFD GE (64←8) CLGIJ R ₁ ,l ₂ ,M ₃ ,D ₄ (B ₄) Compare Logical Immediate and Branch Rel- RIE ₃ EC7D GE ative (64←8) Compare Logical Immediate and Branch Rel- RIE ₃ EC7D GE (64−61) RIL ₂ ,M ₃ Compare Logical Immediate and Branch Rel- RIE ₃ EC7D GE (64−61) RIL ₂ C0mpare Logical Immediate and Branch Rel- RIE ₃ EC7D GE (64−61) RIL ₂ C0mpare Logical (64) RIE ₂ EC71 GE (64−61) RIL ₂ C0mpare Logical (64) RIL ₂ CCLGRB R ₁ ,R ₂ ,M ₃ ,D ₄ (B ₄) Compare Logical and Branch (64) RIE ₂ EC65 GE CLGRI R ₁ ,P ₂ Compare Logical and Branch Relative (64) RIL ₂ CCGRI R ₁ ,R ₂ ,M ₃ .14 Compare Logical and Branch Relative Long (64) RIL ₂ CCMPare Logical and Trap (64) RIL ₂ CCMPare Logical and Trap (64) RIL ₂ E555 CCLGRI R ₁ ,R ₂ ,M ₃ Compare Logical and Trap (64) RIL ₂ E555 CCLGRI R ₁ ,R ₂ ,M ₃ Compare Logical and Trap (64) RIL ₂ E555 CCLHRIS D ₁ (B ₁),l ₂ Compare Logical Relative Long (32←16) RIL ₂ C67 CCLHRIS D ₁ (B ₁),l ₂ Compare Logical Relative Long (32←16) RIL ₂ C67 CCLHRIS D ₁ (B ₁),l ₂ Compare Logical Relative Long (32←16) RIL ₂ C67 CCLHRIS D ₁ (B ₁),l ₂ Compare Logical Immediate (16←16) RIL ₂ C67			- · · · · · · · · · · · · · · · · · · ·			c El
CLGHRL R ₁ ,l ₂ Compare Logical Relative Long ($64 \leftarrow 16$) RIL C66 c CCLGHSI D ₁ (B ₁),l ₂ Compare Logical Immediate ($64 \leftarrow 16$) SIL E559 c CCLGIB R ₁ ,l ₂ ,M ₃ ,D ₄ (B ₄) Compare Logical Immediate and Branch Rel- RIE ₃ EC7D GE ative ($64 \leftarrow 8$) CCDapare Logical Immediate and Branch Rel- RIE ₃ EC7D GE ative ($64 \leftarrow 8$) CD COmpare Logical Immediate and Branch Rel- RIE ₄ EC71 GE ($64 \leftarrow 16$) CLGIT R ₁ ,l ₂ ,M ₃ Compare Logical Immediate and Trap ($64 \leftarrow 16$) RIE ₄ EC71 GE ($64 \leftarrow 16$) CLGRB R ₁ ,R ₂ Compare Logical ($64 \leftarrow 16$) RRE B921 c NCLGRB R ₁ ,R ₂ ,M ₃ ,D ₄ (B ₄) Compare Logical and Branch ($64 \leftarrow 16$) RRE B921 c NCLGRI R ₁ ,R ₂ ,M ₃ ,1 ₄ Compare Logical and Branch Relative ($64 \leftarrow 16$) RIL C67 c CLGRI R ₁ ,R ₂ ,M ₃ .1 ₄ Compare Logical and Branch Relative ($64 \leftarrow 16$) RIL C67 c CLGRT R ₁ ,R ₂ ,M ₃ Compare Logical And Trap ($64 \leftarrow 16 \leftarrow 16$) SIL E555 c CLHRIS D ₁ (B ₁),l ₂ Compare Logical Relative Long ($32 \leftarrow 16 \leftarrow 16 \leftarrow 16$) RIL C67 c CLHRIC R ₁ ,l ₂ Compare Logical Relative Long ($32 \leftarrow 16 \leftarrow 1$			· · · · · · · · · · · · · · · · · · ·			
$ \begin{array}{llllllllllllllllllllllllllllllllllll$						c GE
CLGIB $R_{1}, l_{2}, M_{3}, D_{4}(B_{4})$ Compare Logical Immediate and Branch (64 \leftarrow 8) RIS ECFD GECFD						
CLGIJ R₁,l₂,M₃,I₄ Compare Logical Immediate and Branch Rel- RIE₃ ative (64 ← 8) EC7D GE CLGIT R₁,l₂,M₃ Compare Logical Immedical and Trap (64 ← 16) RIE₁ EC71 GE CLGR R₁,R₂ Compare Logical (64) RRE B921 c CLGRB R₁,R₂,M₃,D₄(B₄) Compare Logical and Branch (64) RRS EC55 GE CLGRJ R₁,P₂,M₃,I₄ Compare Logical and Branch Relative (64) RIL₂ EC65 GE CLGRL R₁,P₂,M₃,I₄ Compare Logical Relative Long (64) RIL C6A c CLGRT R₁,R₂,M₃ Compare Logical and Trap (64) RRF B961 GE CLHRS D₁(B₁,D₁₂ Compare Logical Immediate (16 ← 16) SIL E555 c CLHRL R₁,I₂ Compare Logical Relative Long (32 ← 16) RIL C67 c CLHRL R₁,I₂ Compare Logical Immediate (16 ← 16) SIL E555 c CLHRL R₁,I₂ Compare Logical Relative Long (32 ← 16) RIL C67 c			Compare Logical Immediate and Branch			
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	CLGIJ	R_1, I_2, M_3, I_4	Compare Logical Immediate and Branch Rel-	RIE ₃	EC7D	GE
CLGR R ₁ ,R ₂ Compare Logical (64) RRE B921 c CLGRB R ₁ ,R ₂ ,M ₃ ,D ₄ (B ₄) Compare Logical and Branch (64) RRS ECE5 GE CLGRJ R ₁ ,R ₂ ,M ₃ ,I ₄ Compare Logical and Branch Relative (64) RIL C6A c CLGRL R ₁ ,I ₂ Compare Logical Relative Long (64) RIL C6A c CLGRT R ₁ ,R ₂ ,M ₃ Compare Logical and Trap (64) RRF B961 GE CLHHSI D ₁ (B ₁),I ₂ Compare Logical Immediate (16←16) SIL E555 c CLHRL R ₁ ,I ₂ Compare Logical Relative Long (32←16) RIL C67 c CLI D ₁ (B ₁),I ₂ Compare Logical Immediate SI 95 c	CLGIT	R_1, I_2, M_3	Compare Logical Immedical and Trap	RIE ₁	EC71	GE
CLGRB $R_1, R_2, M_3, D_4(B_4)$ Compare Logical and Branch (64) RRS ECE5 GE	CLGR	R_1,R_2	Compare Logical (64)	RRE	B921	c N
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	CLGRB		Compare Logical and Branch (64)	RRS	ECE5	GE
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	CLGRJ		Compare Logical and Branch Relative (64)	RIE ₂	EC65	GE
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	CLGRL	R_1,I_2	Compare Logical Relative Long (64)	RIL	C6A	c GE
CLHRL $R_1 l_2$ Compare Logical Relative Long (32 \leftarrow 16) RIL C67 c CLI $D_1(B_1), l_2$ Compare Logical Immediate SI 95 c	CLGRT		Compare Logical and Trap (64)	RRF	B961	GE
CLHRL R_1,l_2 Compare Logical Relative Long (32 \leftarrow 16) RIL C67 c CCLI $D_1(B_1),l_2$ Compare Logical Immediate SI 95 c	CLHHSI		Compare Logical Immediate (16←16)	SIL	E555	c GE
CLI $D_1(B_1), I_2$ Compare Logical Immediate SI 95 c	CLHRL		Compare Logical Relative Long (32←16)	RIL	C67	c GE
CLIB R. L. M. D. (R.) Compare Logical Immediate and Branch DIS ECCE CE	CLI		Compare Logical Immediate	SI	95	С
CLIB $n_{1}, p_{2}, m_{3}, p_{4}, p_{4}$ Compare Logical infinediate and branch RIS ECFF GE (32 \leftarrow 8)	CLIB	$R_1, I_2, M_3, D_4(B_4)$	Compare Logical Immediate and Branch	RIS	ECFF	GE

					Class
Mne-	Onorondo	Nama	For-	Op-	& Notes
monic CLIJ	Operands	Name	mat	code	Notes GE
CLIJ	R ₁ ,I ₂ ,M ₃ ,I ₄	Compare Logical Immediate and Branch Relative (32←8)	RIE ₃	EC7F	GE
CLIY	$D_1(B_1),I_2$	Compare Logical Immediate	SIY	EB55	c LD
CLM	$R_1,M_3,D_2(B_2)$	Compare Logical Characters under Mask	RS_2	BD	С
CLMH	$R_1,M_3,D_2(B_2)$	Compare Logical Characters under Mask	RSY ₂	EB20	c N
CLMY	$R_1,M_3,D_2(B_2)$	Compare Logical Characters under Mask	RSY ₂	EB21	c LD
CLR	R ₁ ,R ₂	Compare Logical (32)	RR	15	С
CLRB	$R_1,R_2,M_3,D_4(B_4)$	Compare Logical and Branch (32)	RRS	ECF7	GE
CLRJ	R_1,R_2,M_3,I_4	Compare Logical and Branch Relative (32)	RIE ₂	EC77	GE
CLRL	R_1,I_2	Compare Logical Relative Long (32)	RIL	C6F	c GE
CLRT	R_1, R_2, M_3	Compare Logical and Trap (32)	RRF	B973	GE
CLST	R_1,R_2	Compare Logical String	RRE	B25D	С
CLY	$R_1,D_2(X_2,B_2)$	Compare Logical (32)	RXY ₂	E355	c LD
CMPSC		Compression Call	RRE	B263	ic
CP	$D_1(L_1,B_1),D_2(L_2,B_2)$	Compare Decimal	SS_2	F9	С
CPSDR	R_1,R_3,R_2	Copy Sign	RRF ₁	B372	FS
CPYA	R_1,R_2	Copy Access		B24D	
CR	R ₁ ,R ₂	Compare (32)	RR	19	С
CRB	$R_1, R_2, M_3, D_4(B_4)$	Compare and Branch (32)		ECF6	
CRJ	R_1, R_2, M_3, I_4	Compare and Branch Relative (32)	RIE_2	EC76	GE
CRL	R_1,I_2	Compare Relative Long (32)	RIL	C6D	c GE
CRT	R_1,R_2,M_3	Compare and Trap (32)	RRF	B972	GE
CS	$R_1, R_3, D_2(B_2)$	Compare and Swap (32)	RS_1	BA	С
CSCH		Clear Subchannel	S	B230	pc
CSDTR	R ₁ ,R ₂ ,M ₄	Convert to Signed Packed (64←LD)		B3E3	
CSG	R ₁ ,R ₃ ,D ₂ (B ₂)	Compare and Swap (64)		EB30	
CSP	R ₁ ,R ₂	Compare and Swap and Purge (32)		B250	•
CSPG	R ₁ ,R ₂	Compare and Swap and Purge (64)		B98A	•
CSST	D ₁ (B ₁),D ₂ (B ₂),R ₃	Compare and Swap and Store	SSF	C82	C
CSXTR	R ₁ ,R ₂ ,M ₄	Convert to Signed Packed (128←ED)	·	B3EB	
CSY CU12	R ₁ ,R ₃ ,D ₂ (B ₂)	Compare and Swap (32)		EB14	
	R ₁ ,R ₂ [,M ₃]	Convert UTF-8 to UTF-16	_	B2A7	
CU14 CU21	R ₁ ,R ₂ [,M ₃]	Convert UTF-8 to UTF-32 Convert UTF-16 to UTF-8	_	B9B0	
CU24	$R_1, R_2[, M_3]$ $R_1, R_2[, M_3]$	Convert UTF-16 to UTF-32	_	B2A6 B9B1	
CU41	R ₁ ,R ₂	Convert UTF-32 to UTF-8	-	B9B2	
CU42	R ₁ ,R ₂	Convert UTF-32 to UTF-16		B9B3	
CUDTR	R ₁ ,R ₂	Convert to Unsigned Packed (64←LD)		B3E2	
CUSE	R ₁ ,R ₂	Compare until Substring Equal		B257	
CUTFU	R ₁ ,R ₂ [,M ₃]	Convert UTF-8 to Unicode		B2A7	
CUUTF	R ₁ ,R ₂ [,M ₃]	Convert Unicode to UTF-8	_	B2A6	
CUXTR	R ₁ ,R ₂	Convert to Unsigned Packed (128←ED)	-	B3EA	
CVB	R ₁ ,D ₂ (X ₂ ,B ₂)	Convert to Binary (32)	RX	4F	
CVBG	R ₁ ,D ₂ (X ₂ ,B ₂)	Convert to Binary (64)	RXYa	E30E	N
CVBY	R ₁ ,D ₂ (X ₂ ,B ₂)	Convert to Binary (32)	_	EB06	
CVD	R ₁ ,D ₂ (X ₂ ,B ₂)	Convert to Decimal (32)	RX	4E	
CVDG	R ₁ ,D ₂ (X ₂ ,B ₂)	Convert to Decimal (64)		E32E	N
CVDY	R ₁ ,D ₂ (X ₂ ,B ₂)	Convert to Decimal (32)		E326	LD
CXBR	R ₁ ,R ₂	Compare (EB)	_	B349	
CXFBR	R ₁ ,R ₂	Convert from Fixed (EB←32)		B396	
CXFR	R ₁ ,R ₂	Convert from Fixed (EH←32)		B3B6	
CXGBR	R ₁ ,R ₂	Convert from Fixed (EB←64)		B3A6	N
CXGR	R ₁ ,R ₂	Convert from Fixed (EH←64)	RRE	B3C6	
CXGTR	R ₁ ,R ₂	Convert from Fixed (ED←64)	RRE	B3F9	
CXR	R ₁ ,R ₂	Compare (EH)	RRE	B369	
CXSTR	R ₁ ,R ₂	Convert from Signed Packed (ED←128)	RRE	B3FB	
CXTR	R ₁ ,R ₂	Compare (ED)	RRE	B3EC	
CXUTR	R ₁ ,R ₂	Convert from Unsigned Packed (ED←128)	RRE	B3FA	
CY	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare (32)		E359	c LD
D	R ₁ ,D ₂ (X ₂ ,B ₂)	Divide (32←64)	RX	5D	

					Class
Mne-	0	Name	For-	Op-	&
monic	Operands	Name	mat	code	Notes
DD	$R_1,D_2(X_2,B_2)$	Divide (LH)	RX	6D	
DDB	$R_1,D_2(X_2,B_2)$	Divide (LB)	RXE	ED1D	
DDBR	R ₁ ,R ₂	Divide (LB)	RRE	B31D	
DDR	R ₁ ,R ₂	Divide (LH)	RR	2D	
DDTR	R ₁ ,R ₂ ,R ₃	Divide (LD)	RRR	B3D1	11-
DE	R ₁ ,D ₂ (X ₂ ,B ₂)	Divide (SH)	RX	7D	
DEB	R ₁ ,D ₂ (X ₂ ,B ₂)	Divide (SB)	RXE	ED0D	
DEBR	R ₁ ,R ₂	Divide (SB)	RRE RR	B30D 3D	
DER	R ₁ ,R ₂	Divide (SH)			_
DIDBR	R ₁ ,R ₃ ,R ₂ ,M ₄	Divide to Integer (LB)		B35B	
DIEBR DL	R ₁ ,R ₃ ,R ₂ ,M ₄	Divide to Integer (SB)	-	B353	c N3
DLG	R ₁ ,D ₂ (X ₂ ,B ₂)	Divide Logical (32←64)	_	E397 E387	N
DLGR	R ₁ ,D ₂ (X ₂ ,B ₂)	Divide Logical (64←128)	_	B987	N
DLGR	R ₁ ,R ₂	Divide Logical (64←128) Divide Logical (32←64)	RRE	B997	
DP	R ₁ ,R ₂	- '		FD	NO
DR	$D_1(L_1,B_1),D_2(L_2,B_2)$		SS ₂ RR	1D	
DSG	R_1, R_2 $R_1, D_2(X_2, B_2)$	Divide (32←64)		E30D	N
DSGF		Divide Single (64) Divide Single (64←32)	_	E31D	
DSGFR	R ₁ ,D ₂ (X ₂ ,B ₂)	Divide Single (64←32)	-	B91D	
DSGR	R ₁ ,R ₂ R ₁ ,R ₂	Divide Single (64)		B90D	
DXBR	R ₁ ,R ₂	Divide (EB)		B34D	14
DXR	R ₁ ,R ₂	Divide (EH)	RRE	B22D	
DXTR	R ₁ ,R ₂ ,R ₃	Divide (ED)		B3D9	TE
EAR	R ₁ ,R ₂	Extract Access	RRE		"
ECAG	R ₁ ,R ₃ ,D ₂ (B ₂)	Extract Cache Attribute	RSY	EB4C	GE
ECTG	D ₁ (B ₁),D ₂ (B ₂),R ₃	Extract CPU Time	SSF	C81	ET
ED	$D_1(L,B_1),D_2(B_2)$	Edit	SS ₁	DE.	c
EDMK	D ₁ (L,B ₁),D ₂ (B ₂)	Edit and Mark	SS ₁	DF	C
EEDTR	R ₁ ,R ₂	Extract Biased Exponent (64←LD)	RRE	B3E5	
EEXTR	R ₁ ,R ₂	Extract Biased Exponent (64←ED)	RRE	B3ED	
EFPC	R ₁	Extract FPC	RRE	B38C	
EPAIR	R ₁	Extract Primary ASN and Instance	RRE	B99A	a RA
EPAR	R ₁	Extract Primary ASN	RRE	B226	q
EPSW	R ₁ ,R ₂	Extract PSW	RRE	B98D	
EREG	R ₁ ,R ₂	Extract Stacked Registers (32)	RRE	B249	
EREGG		Extract Stacked Registers (64)	RRE	B90E	N
ESAIR	R ₁	Extract Secondary ASN and Instance	RRE	B99B	
ESAR	R ₁	Extract Secondary ASN	RRE	B227	q
ESDTR	R ₁ ,R ₂	Extract Significance (64←LD)	RRE	B3E7	-
ESEA	R ₁ ,R ₂	Extract and Set Extended Authority	RRE	B99D	pΝ
ESTA	R ₁ ,R ₂	Extract Stacked State	RRE	B24A	C
ESXTR	R ₁ ,R ₂	Extract Significance (64←ED)	RRE	B3EF	TF
EX	$R_1,D_2(X_2,B_2)$	Execute	RX	44	
EXRL	R_1,I_2	Execute Relative Long	RIL	C60	XX
FIDBR	R_1, M_3, R_2	Load FP Integer (LB)	RRF ₂	B35F	
FIDR	R ₁ ,R ₂	Load FP Integer (LH)	RRE	B37F	
FIDTR	R_1,M_3,R_2,M_4	Load FP Integer (LD)	RRF ₃	B3D7	TF
FIEBR	R_{1},M_{3},R_{2}	Load FP Integer (SB)	RRF_2	B357	
FIER	R ₁ ,R ₂	Load FP Integer (SH)	RRE	B377	
FIXBR	R_1,M_3,R_2	Load FP Integer (EB)	RRF ₂	B347	
FIXR	R ₁ ,R ₂	Load FP Integer (EH)	RRE	B367	
FIXTR	R_1,M_3,R_2,M_4	Load FP Integer (ED)	RRF ₃	B3DF	TF
FLOGR	R ₁ ,R ₂	Find Leftmost One	RRE	B983	c El
HDR	R ₁ ,R ₂	Halve (LH)	RR	24	
HER	R_1,R_2	Halve (SH)	RR	34	
HSCH		Halt Subchannel	S	B231	рс
IAC	R ₁	Insert Address Space Control	RRE	B224	qc
IC	$R_1,D_2(X_2,B_2)$	Insert Character	RX	43	
ICM	R ₁ ,M ₃ ,D ₂ (B ₂)	Insert Characters under Mask (low)	RS ₂	BF	С

					Class
Mne-			For-	Op-	&
monic	Operands	Name	mat	code	Notes
ICMH	R ₁ ,M ₃ ,D ₂ (B ₂)	Insert Characters under Mask (high)	_	EB80	c N
ICMY ICY	$R_1,M_3,D_2(B_2)$ $R_1,D_2(X_2,B_2)$	Insert Characters under Mask (low) Insert Character	RSY ₂	E373	c LD LD
IDTE	R_1, R_3, R_2	Invalidate DAT Table Entry	RRF ₃		pu DE
IEDTR	R ₁ ,R ₃ ,R ₂	Insert Biased Exponent (LD←64ILD)	_	B3F6	TF
IEXTR	R ₁ ,R ₃ ,R ₂	Insert Biased Exponent (ED←64IED)		B3FE	
IIHF	R ₁ ,l ₂	Insert Immediate (high)	RIL	C08	El
IIHH	R ₁ ,l ₂	Insert Immediate (high high)	RI₁	A50	N
IIHL	R_1, I_2	Insert Immediate (high low)	RI ₁	A51	N
IILF	R_1,I_2	Insert Immediate (low)	RIL	C09	El
IILH	R_1,I_2	Insert Immediate (low high)	RI_1	A52	N
IILL	R_1,I_2	Insert Immediate (low low)	RI ₁	A53	N
IPK	_	Insert PSW Key	S	B20B	q
IPM	R ₁	Insert Program Mask	RRE		
IPTE	R ₁ ,R ₂	Invalidate Page Table Entry	RRE		p
ISKE	R ₁ ,R ₂	Insert Storage Key Extended	RRE		p
IVSK	R ₁ ,R ₂	Insert Virtual Storage Key	RRE		q
KDB	$R_1,D_2(X_2,B_2)$	Compare and Signal (LB)	RXE	ED18	
KDBR	R ₁ ,R ₂	Compare and Signal (LB)	RRE		
KDTR	R ₁ ,R ₂	Compare and Signal (LD)	RRE		
KEB	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare and Signal (SB)	RXE		
KEBR	R ₁ ,R ₂	Compare and Signal (SB)	RRE		
KIMD	R ₁ ,R ₂	Compute Intermediate Message Digest	RRE		-
KLMD	R ₁ ,R ₂	Compute Last Message Digest	RRE	B93F B92E	
KM KMAC	R ₁ ,R ₂	Cipher Message	RRE		
KMC	R ₁ ,R ₂	Compute Message Authentication Code		B91E B92F	
KXBR	R ₁ ,R ₂ R ₁ ,R ₂	Cipher Message with Chaining	RRE		CIVIS
KXTR	R ₁ ,R ₂	Compare and Signal (EB) Compare and Signal (ED)	RRE		
L	R ₁ ,D ₂ (X ₂ ,B ₂)	Load (32)	RX	58	0 11
LA	$R_1,D_2(X_2,B_2)$ $R_1,D_2(X_2,B_2)$	Load Address	RX	41	
LAE	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Address Extended	RX	51	
LAEY	$R_1,D_2(X_2,B_2)$	Load Address Extended		E375	GE
LAM	R ₁ ,R ₃ ,D ₂ (B ₂)	Load Access Multiple	RS ₁	9A	
LAMY	R ₁ ,R ₃ ,D ₂ (B ₂)	Load Access Multiple		EB9A	LD
LARL	R ₁ ,l ₂	Load Address Relative Long	RIL ₁	C00	N3
LASP	D ₁ (B ₁),D ₂ (B ₂)	Load Address Space Parameters	SSE		рс
LAY	$R_1,D_2(X_2,B_2)$	Load Address	RXY ₂	E371	LD
LB	$R_1,D_2(X_2,B_2)$	Load Byte (32)	_	E376	LD
LBR	R ₁ ,R ₂	Load Byte (32)	RRE	B926	El
LCDBR	R_1,R_2	Load Complement (LB)	RRE	B313	С
LCDFR	R_1,R_2	Load Complement (L)	RRE	B373	FS
LCDR	R ₁ ,R ₂	Load Complement (LH)	RR	23	С
LCEBR	R_1,R_2	Load Complement (SB)	RRE	B303	С
LCER	R_1,R_2	Load Complement (SH)	RR	33	С
LCGFR	R_1,R_2	Load Complement (64←32)	RRE	B913	сN
LCGR	R_1,R_2	Load Complement (64)	RRE	B903	сN
LCR	R_1,R_2	Load Complement (32)	RR	13	С
LCTL	$R_1,R_3,D_2(B_2)$	Load Control (32)	RS ₁	B7	p
LCTLG	$R_1, R_3, D_2(B_2)$	Load Control (64)		EB2F	
LCXBR	R ₁ ,R ₂	Load Complement (EB)		B343	
LCXR	R ₁ ,R ₂	Load Complement (EH)	RRE	B363	С
LD	R ₁ ,D ₂ (X ₂ ,B ₂)	Load (L)	RX	68	
LDE	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Lengthened (LH←SH)	RXE	ED24	
LDEB	$R_1,D_2(X_2,B_2)$	Load Lengthened (LB←SB)	RXE	ED04	
LDEBR	R ₁ ,R ₂	Load Lengthened (LB←SB)	RRE	B304	
LDER	R ₁ ,R ₂	Load Lengthened (LH←SH)	RRE	B324	
LDETR	R ₁ ,R ₂ ,M ₄	Load Lengthened (LD←SD)		B3D4	
LDGR	R ₁ ,R ₂	Load FPR from GR (L←64)		B3C1	ru
LDR	R ₁ ,R ₂	Load (L)	RR	28	

Mne-			For-	Ор-	Class &
monic	Operands	Name	mat	code	Notes
LDXBR	R ₁ ,R ₂	Load Rounded (LB←EB)	RRE	B345	
LDXR	R ₁ ,R ₂	Load Rounded (LH←EH)	RR	25	
LDXTR	R_1,M_3,R_2,M_4	Load Rounded (LD←ED)		B3DD	
LDY	$R_1,D_2(X_2,B_2)$	Load (L)	_	ED65	LD
LE	$R_1,D_2(X_2,B_2)$	Load (S)	RX	78	
LEDBR	R ₁ ,R ₂	Load Rounded (SB←LB)	RRE	B344	
LEDR	R ₁ ,R ₂	Load Rounded (SH←LH)	RR	35	T E
LEDTR LER	R ₁ ,M ₃ ,R ₂ ,M ₄	Load Rounded (SD←LD)	RR	B3D5 38	ir-
LEXBR	R ₁ ,R ₂ R ₁ ,R ₂	Load (S) Load Rounded (SB←EB)		30 B346	
LEXR	R ₁ ,R ₂	Load Rounded (SH←EH)		B366	
LEY	$R_1, D_2(X_2, B_2)$	Load (S)		ED64	ΙD
LFAS	D ₂ (B ₂)	Load FPC and Signal	S	B2BD	
LFPC	D ₂ (B ₂)	Load FPC	S	B29D	
LG	R ₁ ,D ₂ (X ₂ ,B ₂)	Load (64)	RXY	E304	N
LGB	$R_1,D_2(X_2,B_2)$	Load Byte (64←8)	~	E377	LD
LGBR	R ₁ ,R ₂	Load Byte (64←8)	-	B906	Εl
LGDR	R_1,R_2	Load GR from FPR (64←L)	RRE	B3CD	FG
LGF	$R_1,D_2(X_2,B_2)$	Load (64←32)	RXY ₂	E314	N
LGFI	R_1,I_2	Load Immediate (64←32)	RIL	C01	El
LGFR	R_1,R_2	Load (64 ←32)	RRE	B914	N
LGFRL	R_1,I_2	Load Relative Long (64←32)	RIL	C4C	GE
LGH	$R_1,D_2(X_2,B_2)$	Load Halfword (64←16)	RXY ₂	E315	N
LGHI	R_1,I_2	Load Halfword Immediate (64←16)	RI_1	A79	N
LGHR	R ₁ ,R ₂	Load Halfword (64←16)		B907	ΕI
LGHRL	R_1,I_2	Load Halfword Relative Long (64←16)	RIL	C44	GE
LGR	R ₁ ,R ₂	Load (64)	RRE		N
LGRL	R ₁ ,l ₂	Load Relative Long (64)	RIL	C48	GE
LH	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Halfword (32←16)	RX	48	
LHI	R ₁ ,l ₂	Load Halfword Immediate (32←16)	RI ₁	A78	
LHR LHRL	R ₁ ,R ₂	Load Halfword (32←16)	RRE RIL	B927 C45	EI GE
LHY	R_1, I_2 $R_1, D_2(X_2, B_2)$	Load Halfword Relative Long (32←16) Load Halfword (32←16)			LD
LLC	$R_1,D_2(X_2,B_2)$	Load Logical Character (32←8)	_	E394	EI
LLCR	R ₁ ,R ₂	Load Logical Character (32←8)	-	B994	EI
LLGC	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Logical Character (64←8)		E390	N
LLGCR	R ₁ ,R ₂	Load Logical Character (64←8)		B984	
LLGF	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Logical (64←32)		E316	N
LLGFR	R ₁ ,R ₂	Load Logical (64←32)	_	B916	N
LGFRL		Load Logical Relative Long (64←32)	RIL	C4E	GE
LLGH	$R_1,D_2(X_2,B_2)$	Load Logical Halfword (64←16)	RXY ₂	E391	N
LLGHR	R_1,R_2	Load Logical Halfword (64←16)	RRE	B985	El
LGHRL	R_1,I_2	Load Logical Halfword Relative Long	RIL	C46	GE
LOT	D D (V D)	(64←16)	DVV	E047	
LLGT LLGTR -	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Logical Thirty One Bits (64←31)	_	E317 B917	N
LLH	R ₁ ,R ₂	Load Logical Thirty One Bits (64←31) Load Logical Halfword (32←16)			N El
LLHR	R ₁ ,D ₂ (X ₂ ,B ₂)		_	E395 B995	EI
LLHRL	R ₁ ,R ₂	Load Logical Halfword (32←16) Load Logical Halfword Relative Long	RIL	C42	GE
LLIIIL	R ₁ ,I ₂	(32←16)	HIL	042	GE
LLIHF	R_1,I_2	Load Logical Immediate (high)	RIL	C0E	El
LLIHH	R_1,I_2	Load Logical Immediate (high high)	RI_1	A5C	N
LLIHL	R_1,I_2	Load Logical Immediate (high low)	RI_1	A5D	N
LLILF	R_1,I_2	Load Logical Immediate (low)	RIL	C0F	N
LILH	R_1,I_2	Load Logical Immediate (low high)	RI ₁	A5E	N
LLILL	R_1,I_2	Load Logical Immediate (low low)	RI ₁	A5F	N
LM	$R_1,\!R_3,\!D_2(B_2)$	Load Multiple (32)	RS ₁	98	
LMD		Load Multiple Disjoint	SS_5	EF	N
LMG	$R_1,R_3,D_2(B_2)$	Load Multiple (64)		EB04	N
LMH	$R_1,R_3,D_2(B_2)$	Load Multiple High	RSY.	EB96	N

					Class
Mne- monic	Operands	Name	For- mat	Op- code	& Notes
LMY	R ₁ ,R ₃ ,D ₂ (B ₂)	Load Multiple (32)	RSY ₁	EB98	LD
LNDBR	R_1,R_2	Load Negative (LB)	RRE	B311	С
LNDFR	R_1,R_2	Load Negative (L)	RRE	B371	FS
LNDR	R_1,R_2	Load Negative (LH)	RR	21	С
LNEBR	R_1,R_2	Load Negative (SB)	RRE	B301	С
LNER	R_1,R_2	Load Negative (SH)	RR	31	С
LNGFR	R ₁ ,R ₂	Load Negative (64←32)	RRE		c N
LNGR	R ₁ ,R ₂	Load Negative (64)	RRE		c N
LNR	R ₁ ,R ₂	Load Negative (32)	RR	11	С
LNXBR	R ₁ ,R ₂	Load Negative (EB)	RRE		С
LNXR	R ₁ ,R ₂	Load Regitive (EH)	RRE	B361 B310	C
LPDBR	R ₁ ,R ₂	Load Positive (LB)	RRE		c FS
LPDFR LPDR	R ₁ ,R ₂ R ₁ ,R ₂	Load Positive (L) Load Positive (LH)	RR	20	C
LPEBR	R ₁ ,R ₂	Load Positive (SB)	RRE	B300	C
LPER	R ₁ ,R ₂	Load Positive (SH)	RR	30	С
LPGFR	R ₁ ,R ₂	Load Positive (64←32)	RRE		cN
LPGR	R ₁ ,R ₂	Load Positive (64)	RRE		cN
LPQ	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Pair from Quadword		E38F	N
LPR	R ₁ ,R ₂	Load Positive (32)	RR	10	С
LPSW	D ₂ (B ₂)	Load PSW	S	82	pn
LPSWE		Load PSW Extended	S	B2B2	pn N
LPTEA	R_1, R_3, R_2, M_4	Load Page-Table-Entry Address	RRF ₃	B9AA	c D2
LPXBR	R_1,R_2	Load Positive (EB)	RRE	B340	С
LPXR	R_1,R_2	Load Positive (EH)	RRE	B360	С
LR	R ₁ ,R ₂	Load (32)	RR	18	
LRA	$R_1,D_2(X_2,B_2)$	Load Real Address (32)	RX	B1	pc
LRAG	$R_1,D_2(X_2,B_2)$	Load Real Address (64)	_	E303	pc N
LRAY	$R_1,D_2(X_2,B_2)$	Load Real Address (32)	_	E313	pc LD
LRDR	R ₁ ,R ₂	Load Rounded (LH←EH)	RR	25	
LRER	R ₁ ,R ₂	Load Rounded (SH←LH)	RR	35	C.
LRL	R ₁ ,l ₂	Load Relative Long (32)	RIL	C4D	GE
LRV LRVG	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Reversed (32) Load Reversed (64)	_	E31E E30F	N N
LRVGR	$R_1, D_2(X_2, B_2)$ R_1, R_2	Load Reversed (64)	-	B90F	N
LRVH	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Reversed (16)		E31F	
LRVR	R ₁ ,R ₂	Load Reversed (32)	_	B91F	
LT	$R_1,D_2(X_2,B_2)$	Load and Test (32)		E312	
LTDBR	R ₁ ,R ₂	Load and Test (LB)	RRE		С
LTDR	R ₁ ,R ₂	Load and Test (LH)	RR	22	С
LTDTR	R ₁ ,R ₂	Load and Test (LD)	RRE	B3D6	c TF
LTEBR	R ₁ ,R ₂	Load and Test (SB)	RRE	B302	С
LTER	R ₁ ,R ₂	Load and Test (SH)	RR	32	С
LTG	$R_1,D_2(X_2,B_2)$	Load and Test (64)	RXY_2	E302	c El
LTGF	$R_1,D_2(X_2,B_2)$	Load And Test (64←32)	_	E332	c GE
LTGFR	R_1,R_2	Load and Test (64←32)	RRE	B912	c N
LTGR	R ₁ ,R ₂	Load and Test (64)	RRE		
LTR	R ₁ ,R ₂	Load and Test (32)	RR	12	C
LTXBR	R ₁ ,R ₂	Load and Test (EB)	RRE	B342	С
LTXTD	R ₁ ,R ₂	Load and Test (EH)		B362	
LTXTR	R ₁ ,R ₂	Load and Test (ED) Load Using Real Address (32)	RRE	B3DE B24B	
LURA LURAG	R ₁ ,R ₂	Load Using Real Address (64)	RRE	B24B	
LXD	R_1, R_2 $R_1, D_2(X_2, B_2)$	Load Using Heal Address (64) Load Lengthened (EH←LH)	RXE	B905 ED25	pΝ
LXDB	$R_1,D_2(X_2,B_2)$	Load Lengthened (EB←LB)	RXE	ED25	
LXDBR	R ₁ ,R ₂	Load Lengthened (EB←LB)	RRE	B305	
LXDR	R ₁ ,R ₂	Load Lengthened (EH ←LH)	RRE		
LXDTR	R ₁ ,R ₂ ,M ₄	Load Lengthened (ED←LD)		B3DC	TF
LXE	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Lengthened (EH ←SH)	RXE	ED26	
LXEB	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Lengthened (EB←SB)	RXE	ED06	
		-			

			_	_	Class
Mne- monic	Operands	Name	For- mat	Op- code	& Notes
LXEBR	R ₁ ,R ₂	Load Lengthened (EB←SB)	RRE	B306	
LXER.	R ₁ ,R ₂	Load Lengthened (EH←SH)	RRE	B326	
LXR	R_1,R_2	Load (E)	RRE	B365	
LY:	$R_1,D_2(X_2,B_2)$	Load (32)	RXY_2	E358	LD
LZDR	R ₁	Load Zero (L)	RRE	B375	
LZER	R ₁	Load Zero (S)	RRE	B374	
LZXR	R ₁	Load Zero (E)	RRE	B376	
М	$R_1,D_2(X_2,B_2)$	Multiply (64←32)	RX	5C	
MAD	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Add (LH)	RXF	ED3E	НМ
MADB	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Add (LB)	RXF	ED1E	
MADBR		Multiply and Add (LB)	RRF ₁	B31E	
MADR	R ₁ ,R ₃ ,R ₂	Multiply and Add (LH)		B33E	НМ
MAE	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Add (SH)	RXF	ED2E	
MAEB	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Add (SB)	RXF	ED0E	
MAEBR		Multiply and Add (SB)	RRF ₁		
MAER	R ₁ ,R ₃ ,R ₂	Multiply and Add (SH)		B32E	нм
MAY	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Add Unnormalized (EH←LH)	RXF	ED3A	
MAYH	$R_1, R_3, D_2(X_2, B_2)$	Multiply and Add Unnormalized (EH _H ←LH)	RXF	ED3C	
MAYHR	R ₁ ,R ₃ ,R ₂	Multiply and Add Unnormalized (EH _H ←LH)		B33C	
MAYL	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Add Unnormalized (EH _I \leftarrow LH)	RXF	ED38	
MAYLR	R ₁ ,R ₃ ,R ₂	Multiply and Add Unnormalized (EH _I ←LH)		B338	
MAYR	R ₁ ,R ₃ ,R ₂	Multiply and Add Unnormalized (EH←LH)		B33A	
MC	D ₁ (B ₁),l ₂	Monitor Call	SI	AF	OL
MD	$R_1,D_2(X_2,B_2)$	Multiply (LH)	RX	6C	
MDB	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (LB)	RXE	ED1C	
MDBR	R ₁ ,R ₂	Multiply (LB)	RRE	B31C	
MDE	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (LH←SH)	RX	7C	
MDEB	$R_1,D_2(X_2,B_2)$	Multiply (LB←SB)	RXE	ED0C	
MDEBR		Multiply (LB←SB)	RRE	B30C	
/IDER	R ₁ ,R ₂		RR	3C	
MDR	R ₁ ,R ₂	Multiply (LH←SH) Multiply (LH)	RR	2C	
MDTR	R ₁ ,R ₂ ,R ₃	Multiply (LD)	RRR	B3D0	TE
ME	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (LH←SH)	RX	7C	"
MEE	$R_1,D_2(X_2,B_2)$	Multiply (SH)	RXE	ED37	
MEEB	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (SB)	RXE	ED17	
MEEBR		Multiply (SB)	RRE	B317	
MEER	R ₁ ,R ₂	Multiply (SH)	RRE	B337	
MER	R ₁ ,R ₂	Multiply (LH←SH)	RR	3C	
MFY	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply		E35C	GE
MGHI		Multiply Halfword Immediate (64←16)	-	A7D	N N
vidni MH	R ₁ ,l ₂		RI ₁ RX	4C	IN
MHI	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply Halfword (32←16) Multiply Halfword Immediate (32←16)	RI₁	A7C	
MHY	R ₁ ,l ₂	Multiply Halfword			GE
ML	R ₁ ,D ₂ (X ₂ ,B ₂)	• •	_	E37C	
VIL VILG	R ₁ ,D ₂ (X ₂ ,B ₂) R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply Logical (64←32) Multiply Logical (128←64)	_	E396	N3 N
	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply Logical (128 ← 64) Multiply Logical (128 ← 64)	RXY ₂		
MLGR	R ₁ ,R ₂	Multiply Logical (128←64) Multiply Logical (64←22)	RRE	B986	N
MLR	R ₁ ,R ₂	Multiply Logical (64←32)	RRE	B996	N3
MP MD	$D_1(L_1,B_1),D_2(L_2,B_2)$		SS ₂	FC 1C	
MR	R ₁ ,R ₂	Multiply (64←32)	RR	1C	
MS	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply Single (32)	RX	71 B000	20
MSCH	D ₂ (B ₂)	Modify Subchannel	S	B232	
MSD	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Subtract (LH)	RXF	ED3F	HM
MSDB	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Subtract (LB)	RXF	ED1F	
MSDBR		Multiply and Subtract (LB)	HHF ₁	B31F	
		Market and Orders of 2000	DD=		
	R ₁ ,R ₃ ,R ₂	Multiply and Subtract (LH)		B33F	
MSE	R ₁ ,R ₃ ,R ₂ R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Subtract (SH)	RXF	ED2F	
MSE MSEB	R_1, R_3, R_2 $R_1, R_3, D_2(X_2, B_2)$ $R_1, R_3, D_2(X_2, B_2)$	Multiply and Subtract (SH) Multiply and Subtract (SB)	RXF RXF	ED2F ED0F	
MSE MSEB MSEBR	R ₁ ,R ₃ ,R ₂ R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂) R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂) R ₁ ,R ₃ ,R ₂	Multiply and Subtract (SH) Multiply and Subtract (SB) Multiply and Subtract (SB)	RXF RXF RRF ₁	ED2F ED0F B30F	HM
MSDR MSE MSEB MSEBR MSER MSFI	R_1, R_3, R_2 $R_1, R_3, D_2(X_2, B_2)$ $R_1, R_3, D_2(X_2, B_2)$	Multiply and Subtract (SH) Multiply and Subtract (SB)	RXF RXF RRF ₁	ED2F ED0F	

Class

					Class
Mne-		Nome	For-	Op-	&
monic	Operands	Name	mat	code	Notes
MSG	$R_1,D_2(X_2,B_2)$	Multiply Single (64)	-	E30C	N
MSGF	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply Single (64←32)	_	E31C	N
MSGFI	R ₁ ,l ₂	Multiply Single Immediate	RIL	C20	GE
MSGFR	1. 2	Multiply Single (64←32)		B91C	
MSGR	R ₁ ,R ₂	Multiply Single (64)	RRE		N
MSR	R ₁ ,R ₂	Multiply Single (32)	RRE		
MSTA	R ₁	Modify Stacked State	RRE		
MSY	$R_1,D_2(X_2,B_2)$	Multiply Single (32)	RXY ₂		LD
MVC	$D_1(L,B_1),D_2(B_2)$	Move (character)	SS ₁	D2	
	$D_1(B_1), D_2(B_2)$	Move with Destination key	SSE	E50F	q
MVCIN	$D_1(L,B_1),D_2(B_2)$	Move Inverse	SS ₁	E8	
MVCK	$D_1(R_1,B_1),D_2(B_2),R_3$		SS ₄	D9	qc
MVCL	R_1,R_2	Move Long	RR	0E	ic
MVCLE	$R_1, R_3, D_2(B_2)$	Move Long Extended	RS ₁	A8	С
MVCLU	1. 0 2. 2	Move Long Unicode		EB8E	c E2
MVCOS	$D_1(B_1), D_2(B_2), R_3$	Move with Optional Specifications	SSF	C80	c q MO
MVCP	$D_1(R_1,B_1),D_2(B_2),R_3$	Move to Primary	SS ₄	DA	qc
MVCS	$D_1(R_1,B_1),D_2(B_2),R_3$	Move to Secondary	SS_4	DB	qc
MVCSK	$D_1(B_1), D_2(B_2)$	Move with Source Key	SSE	E50E	q
MVGHI	$D_1(B_1), I_2$	Move (64←16)	SIL	E548	GE
MVHHI	$D_1(B_1), i_2$	Move (16←16)	SIL	E544	GE
MVHI	$D_1(B_1), I_2$	Move (32←16)	SIL	E54C	GE
MVI	$D_1(B_1), I_2$	Move Immediate	SI	92	
MVIY	$D_1(B_1), I_2$	Move Immediate	SIY	EB52	LD
MVN	$D_1(L,B_1),D_2(B_2)$	Move Numerics	SS ₁	D1	
MVO	$D_1(L_1,B_1),D_2(L_2,B_2)$	Move with Offset	SS_2	F1	
MVPG	R_1,R_2	Move Page	RRE	B254	qc
MVST	R_1,R_2	Move String	RRE	B255	С
MVZ	$D_1(L,B_1),D_2(B_2)$	Move Zones	SS ₁	D3	
MXBR	R_1,R_2	Multiply (EB)	RRE	B34C	
MXD	$R_1,D_2(X_2,B_2)$	Multiply (EH←LH)	RX	67	
MXDB	$R_1,D_2(X_2,B_2)$	Multiply (EB←LB)	RXE	ED07	
MXDBR	R ₁ ,R ₂	Multiply (EB←LB)	RRE	B307	
MXDR	R ₁ ,R ₂	Multiply (EH←LH)	RR	27	
MXR	R ₁ ,R ₂	Multiply (EH)	RR	26	
MXTR	R ₁ ,R ₂ ,R ₃	Multiply (ED)	RRR	B3D8	TF
MY	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply Unnormalized (EH←LH)	RXF	ED3B	UE
MYH	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply Unnormalized (EH _H ←LH)	RXF	ED3D	UE
MYHR	R_1,R_3,R_2	Multiply Unnormalized (EH _H ←LH)	RRF ₁	B33D	UE
MYL	$R_1, R_3, D_2(X_2, B_2)$	Multiply Unnormalized (EH _I ←LH)	RXF	ED39	UE
MYLR	R ₁ ,R ₃ ,R ₂	Multiply Unnormalized (EH _I ←LH)	RRF ₁	B339	UE
MYR	R ₁ ,R ₃ ,R ₂	Multiply Unnormalized (EH←LH)	RRF ₁	вззв	UE
N	R ₁ ,D ₂ (X ₂ ,B ₂)	And (32)	RX	54	С
NC	D ₁ (L,B ₁),D ₂ (B ₂)	And (character)	SS₁	D4	С
NG	$R_1,D_2(X_2,B_2)$	And (64)		E380	c N
NGR	R ₁ ,R ₂	And (64)	RRE	B980	c N
NI	D ₁ (B ₁),l ₂	And Immediate	SI	94	С
NIHF	R ₁ ,l ₂	And Immediate (high)	RIL	COA	c El
NIHH	R ₁ ,l ₂	And Immediate (high high)	RI ₁	A54	c N
NIHL	R ₁ ,l ₂	And Immediate (high low)	RI ₁	A55	cN
NILF	R ₁ ,l ₂	And Immediate (low)	RIL	COB	c El
NILH	R ₁ ,l ₂	And Immediate (low)	RI ₁	A56	c N
NILL	R ₁ ,l ₂	And Immediate (low low)	RI ₁	A57	cN
NIY	$D_1(B_1), I_2$	And Immediate (low low)	SIY	EB54	c LD
NR	R ₁ ,R ₂	And (32)	RR	14	C
NY		And (32)		E354	c LD
0	$R_1,D_2(X_2,B_2)$ $R_1,D_2(X_2,B_2)$	Or (32)	RX	56	C
OC	$D_1(L,B_1),D_2(B_2)$	Or (character)	SS ₁	D6	С

					Class
Mne-	Onevendo	Name	For-	Op-	& Notes
monic OG	Operands	Or (64)	mat RXY ₂	Code	c N
OGR	R ₁ ,D ₂ (X ₂ ,B ₂)		RRE	B981	c N
Ol Ol	R ₁ ,R ₂	Or (64) Or Immediate	SI	96	C
OIHF	D ₁ (B ₁),l ₂		RIL	COC	c El
OIHH	R ₁ ,l ₂	Or Immediate (high) Or Immediate (high high)	RI ₁	A58	c N
OIHL	R ₁ ,l ₂	Or Immediate (high low)		A59	cN
OILF	R ₁ ,l ₂	Or Immediate (low)	RI ₁ RIL	COD	c N
OILH	R ₁ ,l ₂	Or Immediate (low)	RI ₁	A5A	cN
OILL	R ₁ ,l ₂	Or Immediate (low low)	RI ₁	A5B	c N
OILL	R ₁ ,l ₂	Or Immediate	SIY	EB56	
OR	D ₁ (B ₁),l ₂	Or (32)	RR	16	C
OY	R_1R_2 $R_1,D_2(X_2,B_2)$	Or (32)		E356	
PACK	$D_1(L_1,B_1),D_2(L_2,B_2)$		SS ₂	F2	CLD
PALB	D1(L1,D1),D2(L2,D2)	Purge ALB	RRE	B248	р
PC	D ₂ (B ₂)	Program Call	S	B218	q
PFD	$M_1,D_2(X_2,B_2)$	Prefetch Data	RXY ₁		GE
PFDRL	M ₁ ,l ₂	Prefetch Data Relative Long	RIL	C62	GE
PFMF	R ₁ ,R ₂	Perform Frame Management Function	RRE	B9AF	
PFPO	111112	Perform Floating-Point Operation	E	010A	
PGIN	R ₁ ,R ₂	Page In	RRE	B22E	pc ES
PGOUT	R ₁ ,R ₂	Page Out	RRE	B22F	pc ES
PKA	$D_1(B_1), D_2(L_2, B_2)$	Pack ASCII	SS ₁	E9	E2
PKU	D ₁ (B ₁),D ₂ (L ₂ ,B ₂)	Pack Unicode	SS ₁	E1	E2
PLO		Perform Locked Operation	SSs	EE	C
PR		Program Return	E	0101	qn
PT	R_1,R_2	Program Transfer	RRE	B228	q
PTF	R ₁	Perform Topology Function	RRE	B9A2	c p CT
PTFF		Perform Timing-Facility Function	Ε	0104	qc
PTI	R_1,R_2	Program Transfer with Instance	RRE	B99E	q RA
PTLB		Purge TLB	S	B20D	p
QADTR	R_1, R_3, R_2, M_4	Quantize (LD)		B3F5	TF
QAXTR	R_1, R_3, R_2, M_4	Quantize (ED)			TF
RCHP	D D	Reset Channel Path	S		рс
RISBG	R ₁ ,R ₂ ,I ₃ ,I ₄ [,I ₅]	Rotate Then Insert Selected Bits		EC55	
RLL	R ₁ ,R ₃ ,D ₂ (B ₂)	Rotate Left Single Logical (32)		EB1D	
RLLG	R ₁ ,R ₃ ,D ₂ (B ₂)	Rotate Left Single Logical (64)		EB1C	
RNSBG	1. 2. 0. 41. 0.	Rotate Then AND Selected Bits		EC54	
ROSBG		Rotate Then ORSelected Bits	RIE ₅		
RP	D ₂ (B ₂)	Resume Program	S	B277	qn
RRBE	R ₁ ,R ₂	Reset Reference Bit Extended	RRE		pc
RRDTR	R ₁ ,R ₃ ,R ₂ ,M ₄	Reround (LD)		B3F7	TF
RRXTR	R_1, R_3, R_2, M_4	Reround (ED)	-	B3FF	TF
RSCH RXSBG	D. D. I. I.II.1	Resume Subchannel Rotate Then EXCLUSIVE OR Selected Bits	S RIE ₅	B238 EC57	pc c GE
S	R ₁ ,R ₂ ,I ₃ ,I ₄ [,I ₅]	Subtract (32)	RX	5B	C
SAC	R ₁ ,D ₂ (X ₂ ,B ₂)	Set Address Space Control	S	B219	
SACF	D ₂ (B ₂)	Set Address Space Control Fast	S	B279	q
SAL	D ₂ (B ₂)	Set Address Limit	S	B237	q p
SAM24		Set Addressing Mode (24)	E	010C	N3
SAM31		Set Addressing Mode (31)	Ē	010D	N3
SAM64		Set Addressing Mode (64)	E	010E	
SAR	R_1,R_2	Set Access	RRE	B24E	
SCHM		Set Channel Monitor	S	B23C	p
SCK	D ₂ (B ₂)	Set Clock	S	B204	pc
SCKC	$D_2(B_2)$	Set Clock Comparator	S	B206	p
SCKPF		Set Clock Programmable Field	Е	0107	p
SD	$R_1,D_2(X_2,B_2)$	Subtract Normalized (LH)	RX	6B	С
SDB	$R_1,D_2(X_2,B_2)$	Subtract (LB)	RXE	ED1B	
SDBR	R_1,R_2	Subtract (LB)	RRE	B31B	
SDR	R ₁ ,R ₂	Subtract Normalized (LH)	RR	2B	c
SDTR	R ₁ ,R ₂ ,R ₃	Subtract (LD)	RRR	B3D3	c TF

					Class
Mne-	Onorondo	Nama	For- mat	Op-	& Notes
monic SE	Operands	Name Subtract Normalized (SH)	RX	7B	
	$R_1,D_2(X_2,B_2)$	Subtract (SR)			C
SEB	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract (SB)	RXE	ED0B	
SEBR SER	R ₁ ,R ₂	Subtract (SB)	RR	B30B 3B	C C
	R ₁ ,R ₂	Subtract Normalized (SH)	RRE	3D B385	XF
SFASR SFPC	R ₁	Set FPC and Signal Set FPC	RRE		VI.
SG	R ₁				c N
SGF	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract (64) Subtract (64←32)	RXY ₂		c N
SGFR	$R_1, D_2(X_2, B_2)$ R_1, R_2	Subtract (64←32)	-	B919	cN
SGR	R ₁ ,R ₂	Subtract (64)	RRE		c N
SH	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Halfword (32←16)	RX	4B	C
SHY	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Halfword (32←16)		E37B	c LD
SIE	$D_2(B_2)$	Start Interpretive Execution	S	B214	ip
SIGP	R ₁ ,R ₃ ,D ₂ (B ₂)	Signal Processor	RS₁	AE	pc
SL	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Logical (32)	RX	5F	C
SLA	$R_1,D_2(B_2)$	Shift Left Single (32)	RS₁	8B	C
SLAG	R ₁ ,R ₃ ,D ₂ (B ₂)	Shift Left Single (64)		EB0B	
SLB	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Logical with Borrow (32)		E399	c N3
SLBG	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Logical with Borrow (64)	-	E389	cN
SLBGR	R ₁ ,R ₂	Subtract Logical with Borrow (64)	RRE	B989	cN
SLBR	R ₁ ,R ₂	Subtract Logical with Borrow (32)	RRE	B999	c N3
SLDA	R ₁ ,D ₂ (B ₂)	Shift Left Double (64)	RS ₁	8F	С
SLDL	R ₁ ,D ₂ (B ₂)	Shift Left Double Logical (64)	RS ₁	8D	
	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Shift Significand Left (LD)	RXF	ED40	TF
SLFI	R ₁ ,l ₂	Subtract Logical Immediate (32)	RIL	C25	c EI
SLG	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Logical (64)	RXY ₂	E30B	сN
SLGF	$R_1,D_2(X_2,B_2)$	Subtract Logical (64←32)	RXY ₂	E31B	c N
SLGFI	R_1, l_2	Subtract Logical Immediate (64←32)	RIL	C24	c EI
SLGFR	R ₁ ,R ₂	Subtract Logical (64←32)	RRE	B91B	c N
SLGR	R ₁ ,R ₂	Subtract Logical (64)	RRE	B90B	c N
SLL	$R_1,D_2(B_2)$	Shift Left Single Logical (32)	RS ₁	89	
SLLG	$R_1, R_3, D_2(B_2)$	Shift Left Single Logical (64)	RSY ₁	EB0D	N
SLR	R_1,R_2	Subtract Logical (32)	RR	1F	C
SLXT	$R_1,R_3,D_2(X_2,B_2)$	Shift Significand Left (ED)	RXF	ED48	TF
SLY	$R_1,D_2(X_2,B_2)$	Subtract Logical (32)	RXY ₂	E35F	c LD
SP	$D_1(L_1,B_1),D_2(L_2,B_2)$	Subtract Decimal	SS_2	FB	С
SPKA	$D_2(B_2)$	Set PSW Key from Address	S	B20A	q
SPM	R ₁	Set Program Mask	RR	04	n
SPT	$D_2(B_2)$	Set CPU Timer	S	B208	p
SPX	$D_2(B_2)$	Set Prefix	S	B210	p
SQD	$R_1,D_2(X_2,B_2)$	Square Root (LH)	RXE	ED35	
SQDB	$R_1,D_2(X_2,B_2)$	Square Root (LB)	RXE		
SQDBR		Square Root (LB)	RRE		
SQDR	R ₁ ,R ₂	Square Root (LH)		B244	
SQE	$R_1,D_2(X_2,B_2)$	Square Root (SH)	RXE		
SQEB	R ₁ ,D ₂ (X ₂ ,B ₂)	Square Root (SB)		ED14	
SQEBR	R ₁ ,R ₂	Square Root (SB)	RRE		
SQER	R ₁ ,R ₂	Square Root (SH)	RRE		
SQXBR	R ₁ ,R ₂	Square Root (EB)		B316	
SQXR	R ₁ ,R ₂	Square Root (EH)	RRE	B336	_
SR	R ₁ ,R ₂	Subtract (32)	RR	1B	C
SRA	R ₁ ,D ₂ (B ₂)	Shift Right Single (32)	RS ₁	8A EB0A	C o N
SRAG	R ₁ ,R ₃ ,D ₂ (B ₂)	Shift Right Single (64)			c N
SRDA SRDL	R ₁ ,D ₂ (B ₂)	Shift Right Double (64)	RS ₁	8E	С
	R ₁ ,D ₂ (B ₂)	Shift Right Double Logical (64)	RS ₁	8C	TE
SRDT	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Shift Significand Right (LD) Shift Right Single Logical (32)	RXF RS ₁	ED41	TF
SRL SRLG	R ₁ ,D ₂ (B ₂)	Shift Right Single Logical (32)	RSY ₁	88 EB0C	N
SRNM	R ₁ ,R ₃ ,D ₂ (B ₂)	Set BFP Rounding Mode	Hota S	B299	IN
SRNMT	$D_2(B_2)$ $D_2(B_2)$	Set DFP Rounding Mode	S	B2B9	TR
OI HIVIVI	D ₂ (B ₂)	Oct DEP Flouriding Wode	<u> </u>	הבחק	111

					Class
Mne- monic	Operands	Name	For- mat	Op- code	& Notes
SRP	D ₁ (L ₁ ,B ₁),D ₂ (B ₂),I ₃		SS ₃	F0	C
SRST	R ₁ ,R ₂	Search String		B25E	С
SRSTU	R ₁ ,R ₂	Search String Unicode	RRE	B2BE	c E3
SRXT	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Shift Significand Right (ED)	RXF	ED49	TF
SSAIR	R ₁	Set Secondary ASN with Instance	RRE	B99F	RA
SAR	R ₁	Set Secondary ASN	RRE	B225	
SCH	D ₂ (B ₂)	Start Subchannel	S	B233	рс
SKE	R_1,R_2	Set Storage Key Extended	RRF	B22B	рс
SM	$D_2(B_2)$	Set System Mask	S	80	p
T	$R_1,D_2(X_2,B_2)$	Store (32)	RX	50	
TAM	$R_1, R_3, D_2(B_2)$	Store Access Multiple	RS ₁	9B	
TAMY	$R_1,R_3,D_2(B_2)$	Store Access Multiple	RSY ₁	EB9B	LD
STAP	D ₂ (B ₂)	Store CPU Address	S	B212	p
STC	$R_1,D_2(X_2,B_2)$	Store Character	RX	42	
TCK	$D_2(B_2)$	Store Clock	S	B205	С
TCKC	$D_2(B_2)$	Store Clock Comparator	S	B207	p
TCKE	$D_2(B_2)$	Store Clock Extended	S	B278	С
TCKF	D ₂ (B ₂)	Store Clock Fast	S	B27C	c SC
TCM	$R_1,\!M_3,\!D_2(B_2)$	Store Characters under Mask (low)	RS_2	BE	
TCMH	$R_1,M_3,D_2(B_2)$	Store Characters under Mask (high)	RSY ₁	EB2C	N
TCMY	$R_1,M_3,D_2(B_2)$	Store Characters under Mask (low)	RSY ₂	EB2D	LD
TCPS	$D_2(B_2)$	Store Channel Path Status	S	B23A	р
TCRW	$D_2(B_2)$	Store Channel Report Word	S	B239	pc
TCTG	$R_1, R_3, D_2(B_2)$	Store Control (64)		EB25	pΝ
TCTL	$R_1, R_3, D_2(B_2)$	Store Control (32)	RS ₁	B6	p
TCY	$R_1,D_2(X_2,B_2)$	Store Character	-	E372	LD
TD	$R_1,D_2(X_2,B_2)$	Store (L)	RX	60	
TDY	$R_1,D_2(X_2,B_2)$	Store (L)	_	ED67	LD
TE	$R_1,D_2(X_2,B_2)$	Store (S)	RX	70	
TEY	$R_1,D_2(X_2,B_2)$	Store (S)	_	ED66	
TFL	D ₂ (B ₂)	Store Facility List	S	B2B1	
TFLE	D ₂ (B ₂)	Store Facility List Extended	S	B2B0	c FL
TFPC	D ₂ (B ₂)	Store FPC	S	B29C	
TG	R ₁ ,D ₂ (X ₂ ,B ₂)	Store (64)	-	E324	
TGRL	R ₁ ,l ₂	Store Relative Long (64)	RIL	C4B	GE
TH	R ₁ ,D ₂ (X ₂ ,B ₂)	Store Halfword	RX	40	05
THRL	R ₁ ,l ₂	Store Halfword Relative Long	RIL	C47	GE
STHY	R ₁ ,D ₂ (X ₂ ,B ₂)	Store Halfword Store CPU ID	_	E370	LD
TM	D ₂ (B ₂)		S	B202	р
	R ₁ ,R ₃ ,D ₂ (B ₂)	Store Multiple (32)	RS ₁	90	NI.
TMG	R ₁ ,R ₃ ,D ₂ (B ₂)	Store Multiple (64)		EB24	
TMH	R ₁ ,R ₃ ,D ₂ (B ₂) R ₁ ,R ₃ ,D ₂ (B ₂)	Store Multiple High Store Multiple (32)		EB26 EB90	
STNSM	$D_1(B_1), I_2$	Store Then And System Mask	SI	AC	p
	$D_1(B_1), I_2$ $D_1(B_1), I_2$	Store Then Or System Mask	SI	AD	p
TPQ	$R_1,D_2(X_2,B_2)$	Store Pair to Quadword		E38E	
TPT	D ₂ (B ₂)	Store CPU Timer	S	B209	р
TPX	$D_2(B_2)$	Store Prefix	S	B211	p
	D ₁ (B ₁),D ₂ (B ₂)	Store Real Address		E502	
TRL	R ₁ ,l ₂	Store Relative Long (32)	RIL	C4F	GE
TRV	R ₁ ,D ₂ (X ₂ ,B ₂)	Store Reversed (32)		E33E	
TRVG	$R_1,D_2(X_2,B_2)$	Store Reversed (64)		E32F	
TRVH	R ₁ ,D ₂ (X ₂ ,B ₂)	Store Reversed (16)	_	E33F	N3
TSCH	$D_2(B_2)$	Store Subchannel	S	B234	рс
STSI	$D_2(B_2)$	Store System Information	S	B27D	
STURA	R ₁ ,R ₂	Store Using Real Address (32)	RRE		p
TURG	R ₁ ,R ₂	Store Using Real Address (64)	RRE		pΝ
		Store (32)		E350	LD
STY	TI1.Uo(Ao.Do)				
STY SU	$R_1,D_2(X_2,B_2)$ $R_1,D_2(X_2,B_2)$	Subtract Unnormalized (SH)	RX	7F	C

Class

					Class
Mne- monic	Operands	Name	For- mat	Op- code	& Notes
SVC	I	Supervisor Call	\neg	0A	
SW	$R_1,D_2(X_2,B_2)$	Subtract Unnormalized (LH)	RX	6F	С
SWR	R ₁ ,R ₂	Subtract Unnormalized (LH)	RR	2F	С
SXBR	R_1,D_2	Subtract (EB)	RRE	B34B	C
SXR	R_1,D_2	Subtract Normalized (EH)	RR	37	С
SXTR	R_1, R_2, R_3	Subtract (ED)	RRR	B3DB	c TF
SY	$R_1,D_2(X_2,B_2)$	Subtract (32)	RXY ₂	E35B	c LD
TAM		Test Addressing Mode	Е	010B	c N3
TAR	R ₁ ,R ₂	Test Access		B24C	
ТВ	R_1,R_2	Test Block		B22C	ipc
TBDR	R_1,M_3,R_2	Convert HFP to BFP (LB←LH)	RRF ₂		С
TBEDR	R ₁ ,M ₃ ,R ₂	Convert HFP to BFP (SB←LH)	RRF ₂		С
TCDB	$R_1,D_2(X_2,B_2)$	Test Data Class (LB)		ED11	
TCEB	$R_1,D_2(X_2,B_2)$	Test Data Class (SB)		ED10	
TCXB	$R_1,D_2(X_2,B_2)$	Test Data Class (EB)	RXE	ED12	
TDCDT	$R_1,D_2(X_2,B_2)$	Test Data Class (LD)	RXE		
TDCET	$R_1,D_2(X_2,B_2)$	Test Data Class (SD)	RXE		
TDCXT	$R_1,D_2(X_2,B_2)$	Test Data Class (ED)	RXE	ED58	
TDGDT		Test Data Group (LD)	RXE	ED55	
TDGET	$R_1,D_2(X_2,B_2)$	Test Data Group (SD)	RXE	ED51	
TDGXT	$R_1,D_2(X_2,B_2)$	Test Data Group (ED)	RXE		
THDER	R_1,R_2	Convert BFP to HFP (LH←SB)	RRE	B358	С
THDR	R ₁ ,R ₂	Convert BFP to HFP (LH←LB)	RRE	B359	С
TM	$D_1(B_1),I_2$	Test under Mask	SI	91	С
TMH	R_1,I_2	Test under Mask High	RI ₁	A70	С
TMHH	R_1,I_2	Test under Mask (high high)	RI₁	A72	c N
TMHL	R_1,I_2	Test under Mask (high low)	RI ₁	A73	c N
TML	R_1,I_2	Test under Mask Low	RI ₁	A71	С
TMLH	R_1,I_2	Test under Mask (low high)	RI ₁	A70	c N
TMLL	R_1,I_2	Test under Mask (low low)	RI ₁	A71	c N
TMY	$D_1(B_1), I_2$	Test under Mask	SIY	EB51	
TP	$D_1(L_1,B_1)$	Test Decimal	RSL	EBC0	c E2
TPI	D ₂ (B ₂)	Test Pending Interruption	S	B236	pc
TPROT	$D_1(B_1), D_2(B_2)$	Test Protection	SSE	E501	pc .
TR	$D_1(L,B_1),D_2(B_2)$	Translate	SS ₁	DC	
TRACE	$R_1, R_3, D_2(B_2)$	Trace (32)	RS ₁	99	p
TRACG	$R_1, R_3, D_2(B_2)$	Trace (64)		EB0F	pΝ
TRAP2		Trap	E	01FF	
TRAP4	D ₂ (B ₂)	Trap	S	B2FF	
TRE	R ₁ ,R ₂	Translate Extended		B2A5	
TROO	R ₁ ,R ₂ [,M ₃]	Translate One to One	-	B993	c E2
TROT	R ₁ ,R ₂ [,M ₃]	Translate One to Two	-	B992	c E2
TRT	D ₁ (L,B ₁),D ₂ (B ₂)	Translate and Test	SS ₁	DD	C
TRTE	R ₁ ,R ₂ [,M ₃]	Translate and Test Extended	RRF	B9BF	
TRTO	R ₁ ,R ₂ [,M ₃]	Translate Two to One	_	B991	c E2
TRTR	$D_1(L,B_1),D_2(B_2)$	Translate and Test Reverse	SS ₁	D0	c E3
TRTRE	R ₁ ,R ₂ [,M ₃]	Translate and Test Reverse Extended	RRF	B9BD	
TRTT	R ₁ ,R ₂ [,M ₃]	Translate Two to Two	_	B990	c E2
TS	D ₂ (B ₂)	Test and Set	S	93	C .
TSCH	D ₂ (B ₂)	Test Subchannel	S	B235	рс
UNPK	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)		SS ₂	F3	
UNPKA	$D_1(L_1,B_1),D_2(B_2)$	Unpack ASCII	SS ₁	EA	c E2
UNPKU	$D_1(L_1,B_1),D_2(B_2)$	Unpack Unicode	SS ₁	E2	c E2
UPT	D D (V D)	Update Tree	E	0102	ic
X	R ₁ ,D ₂ (X ₂ ,B ₂)	Exclusive Or (32)	RX	57	С
XC	$D_1(L,B_1),D_2(B_2)$	Exclusive Or (character)	SS ₁	D7	С
XG	$R_1,D_2(X_2,B_2)$	Exclusive Or (64)	_	E382	cN
XGR	R ₁ ,R ₂	Exclusive Or (64)		B982	c N
XI	$D_1(B_1), I_2$ R_1, I_2	Exclusive Or Immediate Exclusive Or Immediate (high)	SI RIL	97 C06	C C N
XIHF					

Mne- monic	Operands	Name	For- mat	Op- code	Class & Notes
XILF	R_1,I_2	Exclusive Or Immediate (low)	RIL	C07	c N
XIY	$D_1(B_1), I_2$	Exclusive Or Immediate	SIY	EB57	c LD
XR	R_1,R_2	Exclusive Or (32)	RR	17	С
XSCH		Cancel Subchannel	S	B276	рс
XY	$R_1,D_2(X_2,B_2)$	Exclusive Or (32)	RXY ₂	E357	c LD
ZAP	$D_1(L_1,B_1),D_2(L_2,B_2)$	Zero and Add	SS ₂	F8	С

Flo	ating-l	Point Operand Lengths and Types:		
	E	Extended (binary, decimal or hex)	LB	Long binary
	EB	Extended binary	LD	Long decimal
	ED	Extended decimal	LH	Long hex
	EH	Extended hex	S	Short (binary, decimal or hex)
	EHL	Extended hex (low-order part)	SB	Short binary
	EHH	Extended hex (high-order part)	SD	Short decimal
	L	Long (binary, decimal or hex)	SH	Short hex

No	tes:				
	С	Condition code set	1	GE	General-instructions-extension facility
	i	Interruptible instruction	-	HM	HFP multiply-and-add/subtract facility
	n	New condition code loaded		LD	Long-displacement facility
	р	Privileged instruction		N	New in z/Architecture
	q	Semiprivileged instruction	1	MO	Move-with-optional-specifications facil-
	u .	Condition code is unpredictable	ı		itv
	CS	Compare-and-swap-and-store facility	•	MS	Message-security assist
	CT	Configuration topology facility		N3	New in z/Architecture and added to
•	DE	DAT-enhancement facility			ESA/390
	D2	DAT-enhancement facility 2	•	PE	Parsing-enhancement facility
	ED	Enhanced-DAT facility	•	PF	PFPO facility
•	ΕI	Extended-immediate facility		RA	ASN-and-LX-reuse facility
	E2	Extended-translation facility 2		SC	Store-clock-fast facility
	E3	Extended-translation facility 3		TF	Decimal-floating-point facility

Machine Instructions by Operation Code

OpCode	Mnemonic
0101	PR
0102	UPT
0104	PTFF
0107	SCKPF
010A 010B	PFPO TAM
010C	SAM24
010D	SAM31
010E	SAM64
01FF	TRAP2
04	SPM
05 06	BALR BCTR
07	BCR
0A	SVC
0B	BSM
0C	BASSM
OD OE	BASR
0F	MVCL CLCL
10	LPR
11	LNR
12	LTR
13	LCR
14	NR CLR
16	OR
17	XR
18	LR
19	CR
1A 1B	AR
1C	SR MR
1D	DR
1E	ALR
1F	SLR
20	LPDR
22	LNDR LTDR
23	LCDR
24	HDR
25	LDXR
25	LRDR
26 27	MXR MXDR
28	LDR
29	CDR
2A	ADR
2B	SDR
2C 2D	MDR DDR
2E	AWR
2F	SWR
30	LPER
31	LNER
32 33	LTER LCER
34	HER
35	LEDR
35	LRER
36	AXR
37	SXR
38	LER CER
3A	AER
3B	SER
3C	MDER
3C	MER
3D	DER AUR
3E 3F	SUR
40	STH
·	

OpCode	Mnemonic
97	XI
98	LM
99	TRACE
9A	LAM
9B	STAM
A50 A51	IIHH IIHL
A52	IILH
A53	IILL
A54	NIHH
A55 A56	NIHL NILH
A57	NILI
A58	OIHH
A59	OIHL
A5A A5B	OILH
A5C	OILL LLIHH
A5D	LLIHL
A5E	LLILH
A5F	LLILL
A70 A70	TMLH . TMH
A70	TMLL
A71	TML
A72	TMHH
A73	TMHL
A74 A75	BRC BRAS
A76	BRCT
A77	BRCTG
A78	LHI
A79 A7A	LGHI AHI
A7B	AGHI
A7C	MHI
A7D	MGHI
A7E A7F	CHI CGHI
A8	MVCLE
A9	CLCLE
AC	STNSM
AD AE	STOSM SIGP
AF	MC
B1	LRA
B202	STIDP
B204 B205	SCK STCK
B205	SCKC
B207	STCKC
B208	SPT
B209 B20A	STPT SPKA
B20B	IPK
B20D	PTLB
B210	SPX
B211	STPX STAP
B212 B214	SIE
B218	PC
B219	SAC
B21A	CFC
B221 B222	IPTE IPM
B223	IVSK
B224	IAC
B225	SSAR
B226 B227	EPAR ESAR
B227 B228	PT
B229	ISKE

OpCode	Mnemonic	OpCode	Mnemonic	1	OpCode	Mnemonic
B22A	RRBE	B30D	DEBR		B394	CEFBR
B22B	SSKE	B30E	MAEBR		B395	CDFBR
B22C	TB)	B30F	MSEBR		B396	CXFBR
B22D	DXR	B310	LPDBR		B398	CFEBR
B22E	PGIN	B311	LNDBR		B399	CFDBR
B22F	PGOUT	B312	LTDBR		B39A	CFXBR
B230	CSCH	B313	LCDBR		B3A4	CEGBR
B231	HSCH	B314	SQEBR		B3A5	CDGBR
B232	MSCH	B315	SQDBR		B3A6	CXGBR
B233	SSCH	B316	SQXBR		B3A8	CGEBR
B234 B235	STSCH TSCH	B317 B318	MEEBR	1	B3A9 B3AA	CGDBR
B236	TPI	B319	KDBR CDBR	1	B3B4	CGXBR CEFR
B237	SAL	B31A	ADBR		B3B5	CDFR
B238	RSCH	B31B	SDBR		B3B6	CXFR
B239	STCRW	B31C	MDBR		B3B8	CFER
B23A	STCPS	B31D	DDBR		B3B9	CFDR
B23B	RCHP	B31E	MADBR		B3BA	CFXR
B23C	SCHM	B31F	MSDBR		B3C1	LDGR
B240	BAKR	B324	LDER		B3C4	CEGR
B241	CKSM	B325	LXDR		B3C5	CDGR
B244	SQDR	B326	LXER		B3C6	CXGR
B245	SQER	B32E	MAER		B3C8	CGER
B246	STURA	B32F	MSER		B3C9	CGDR
B247 B248	MSTA	B336	SQXR		B3CA	CGXR
B249	PALB EREG	B337 B338	MEER		B3CD B3D0	LGDR
B24A	ESTA	B339	MAYLR MYLR		B3D1	MDTR DDTR
B24B	LURA	B33A	MAYR		B3D2	ADTR
B24C	TAR	B33B	MYR		B3D3	SDTR
B24D	CPYA	B33C	MAYHR		B3D4	LDETR
B24E	SAR	B33D	MYHR		B3D5	LEDTR
B24F	EAR	B33E	MADR		B3D6	LTDTR
B250	CSP	B33F	MSDR		B3D7	FIDTR
B252	MSR	B340	LPXBR		B3D8	MXTR
B254	MVPG	B341	LNXBR		B3D9	DXTR
B255	MVST	B342	LTXBR		B3DA	AXTR
B257	CUSE	B343	LCXBR		B3DB	SXTR
B258 B25A	BSG BSA	B344 B345	LEDBR LDXBR		B3DC B3DD	LXDTR LDXTR
B25D	CLST	B346	LEXBR		B3DE	LTXTR
B25E	SRST	B347	FIXBR		B3DF	FIXTR
B263	CMPSC	B348	KXBR		B3E0	KDTR
B276	XSCH	B349	CXBR		B3E1	CGDTR
B277	RP	B34A	AXBR		B3E2	CUDTR
B278	STCKE	B34B	SXBR		B3E3	CSDTR
B279	SACF	B34C	MXBR		B3E4	CDTR
B27C	STCKF	B34D	DXBR		B3E5	EEDTR
B27D	STSI	B350	TBEDR		B3E7	ESDTR
B299	SRNM	B351	TBDR		B3E8	KXTR
B29C B29D	STFPC LFPC	B353 B357	DIEBR FIEBR		B3E9 B3EA	CUXTR
B2A5	TRE	B358	THDER		B3EB	CUXTR CSXTR
B2A6	CU21	B359	THDER		B3EC	CXTR
B2A6	CUUTF	B35B	DIDBR		B3ED	EEXTR
B2A7	CU12	B35F	FIDBR		B3EF	ESXTR
B2A7	CUTFU	B360	LPXR		B3F1	CDGTR
B2B0	STFLE	B361	LNXR		B3F2	CDUTR
B2B1	STFL	B362	LTXR		B3F3	CDSTR
B2B2	LPSWE	B363	LCXR		B3F4	CEDTR
B2B9	SRNMT	B365	LXR		B3F5	QADTR
B2BD	LFAS	B366	LEXR		B3F6	IEDTR
B2FF B300	TRAP4 LPEBR	B367	FIXR		B3F7	RRDTR
B300 B301	LNEBR	B369 B370	CXR LPDFR		B3F9 B3FA	CXGTR CXUTR
B302	LTEBR	B371	LNDFR		B3FB	CXSTR
B303	LCEBR	B372	CPSDR		B3FC	CEXTR
B304	LDEBR	B373	LCDFR		B3FD	QAXTR
B305	LXDBR	B374	LZER		B3FE	IEXTR
B306	LXEBR	B375	LZDR		B3FF	RRXTR
B307	MXDBR	B376	LZXR		B6	STCTL
B308	KEBR	B377	FIER		B7	LCTL
B309	CEBR	B37F	FIDR		B900	LPGR
B30A	AEBR	B384	SFPC		B901	LNGR
B30B B30C	SEBR MDEBR	B385 B38C	SFASR		B902	LTGR
Вос	MINEDU	D300	EFPC	ı	B903	LCGR

OpCode Mnemonic B804 LGR B905 LURAG B906 LGBR B907 LGHR B908 AGR B909 SGR B90A ALGR B90B SLGR B90C MSGR B90D DSGR B90E EREGG B90F LRVGR B910 LPGFR	
B905 LURAG B906 LGBR B907 LGHR B908 AGR B909 SGR B900A ALGR B90B SLGR B90C MSGR B90D DSGR B90E EREGG B90F LRVGR	
B906 LGBR B907 LGHR B908 AGR B909 SGR B904 ALGR B906 MSGR B90C MSGR B90D DSGR B90E EREGG B90F LRVGR	
B907 LGHR B908 AGR B909 SGR B909 ALGR B908 SLGR B909 MSGR B90C MSGR B90D DSGR B90E EREGG B90F LRVGR	
B909 SGR B90A ALGR B90B SLGR B90C MSGR B90D DSGR B90E EREGG B90F LRVGR	
B90A ALGR B90B SLGR B90C MSGR B90D DSGR B90E EREGG B90F LRVGR	
B90B SLGR B90C MSGR B90D DSGR B90E EREGG B90F LRVGR	
B90C MSGR B90D DSGR B90E EREGG B90F LRVGR	
B90D DSGR B90E EREGG B90F LRVGR	
B90E EREGG B90F LRVGR	
B90F LRVGR	
B911 LNGFR	
B912 LTGFR	
B913 LCGFR	
B914 LGFR	
B916 LLGFR	
B917 LLGTR	
B918 AGFR	
B919 SGFR	
B91A ALGFR	
B91B SLGFR B91C MSGFR	
B91C MSGFR B91D DSGFR	
B91E KMAC	
B91F LRVR	
B920 CGR	
B921 CLGR	
B925 STURG	
B926 LBR	
B927 LHR	
B92E KM	
B92F KMC B930 CGFR	
B931 CLGFR	
B93E KIMD	
B93F KLMD	
B946 BCTGR	
B960 CGRT	
B961 CLGRT	
B972 CRT	
B973 CLRT	
B980 NGR	
B981 OGR B982 XGR	
B983 FLOGR	
B984 LLGCR	
B985 LLGHR	
B986 MLGR	
B987 DLGR	
B988 ALCGR	
B989 SLBGR	
B98A CSPG	
B98D EPSW B98E IDTE	
B98E IDTE B990 TRTT	
B991 TRTO	
B992 TROT	
B993 TROO	
B994 LLCR	
B995 LLHR	
B996 MLR	
B997 DLR	
B998 ALCR	
B999 SLBR B99A EPAIR	
B99B ESAIR	
B99D ESEA	
B99E PTI	
B99F SSAIR	
B9A2 PTF	
B9AA LPTEA	
B9AF PFMF	
B9B0 CU14 B9B1 CU24	
B9B1 CU24	_

[O-O-d-	
OpCode B9B2	Mnemonic CU41
B9B3	CU42
B9BD	TRTRE
B9BE	SRSTU
B9BF BA	TRTE CS
BB	CDS
BD	CLM
BE BF	STCM ICM
C00	LARL
C01	LGFI
C04 C05	BRCL BRASL
C06	XIHF
C07	XILF
C08	IIHF IILF
COA	NIHF
C0B	NILF
COC	OIHF
C0D C0E	OILF LLIHF
C0F	LLILF
C20	MSGFI
C21 C24	MSFI SLGFI
C25	SLFI
C28	AGFI
C29 C2A	AFI ALGFI
C2B	ALFI
C2C	CGFI
C2D C2E	CFI CLGFI
C2F	CLFI
C42	LLHRL
C44 C45	LGHRL LHRL
C46	LLGHRL
C47	STHRL
C48 C4B	LGRL
C4C	STGRL LGFRL
C4D	LRL
C4E	LLGFRL
C4F C60	STRL EXRL
C62	PFDRL
C64	CGHRL
C65 C66	CHRL CLGHRL
C67	CLHRL
C68	CGRL
C6A C6C	CLGRL CGFRL
C6D	CRL
C6E	CLGFRL
C6F C80	CLRL MVCOS
C81	ECTG
C82	CSST
D0 D1	TRTR MVN
D2	MVC
D3	MVZ
D4 D5	NC CLC
D6	OC
D7	XC
D9	MVCK
DA DB	MVCP MVCS
DC	TR
DD DE	TRT
DE	ED

OpCode	Mnemonic
DF	EDMK
E1	PKU
E2	UNPKU
E302	LTG
E303	LRAG
E304	LG
E306	CVBY
E308	AG
E309	SG
E30A	ALG
E30B	SLG
E30C	MSG
E30D	DSG
E30E	CVBG
E30F	LRVG
E312	LT
E313	LRAY
E314	LGF
E315	LGH
E316	LLGF
E317	LLGT
E318	AGF
E319	SGF
E31A	ALGF
E31B	SLGF
E31C	MSGF
E31D	DSGF
E31E	LRV
E31F	LRVH
E320	CG
E321	CLG
E324	STG
E326	CVDY
E32E	CVDG
E32F	STRVG CGF
E330	
E331	CLGF
E332	LTGF
E334	CGH
E336	PFD
E33E	STRV STRVH
E33F E346	BCTG
E350	STY
E351	MSY
E354	NY
E355	CLY
E356	OY
E357	XY
E358	ĹY
E359	CY
E35A	AY
E35B	SY
E35C	MFY
E35E	ALY
E35F	SLY
E370	STHY
E371	LAY
E372	STCY
E373	ICY
E375	LAEY
E376	LB
E377	LGB
E378	LHY
E379	CHY
E37A	AHY
E37B	SHY
E37C	MHY
E380	NG
E381	OG
E382	XG
E386	MLG
E387	DLG
E388	ALCG
E389	SLBG
E38E	STPQ
EJOE	

OpCode Mnemonic E38F LPQ E390 LLGC E394 LLC E395 LLG E396 ML E397 DL E398 LLH E399 SLB E500 LASP E501 TPROT E502 STRAG E504 MVCDK E544 MVHII E544 MVHII E544 MVHII E554 CHISI E555 CLHISI E559 CLGHSI E559 CLGHSI E559 CLGHSI E550 LYBB E555 CLHISI E558 CGHSI E559 CLGHSI E550 LYBB E550 LYBB E550 CHSI E550 CHSI E559 CLGHSI E004 LDEB E550 CLFISI <tr< th=""><th>-</th></tr<>	-
E390 LLGC EC70 CGIT E394 LLG EC71 CLGIT E394 LLC EC72 CIT E395 LLH EC73 CLFIT E397 DL EC77 CLRJ E398 ALC EC7C CGIJ E399 SLB EC7D CLGJ E500 LASP EC7E CUJ E501 TPROT EC7F CLIJ E502 STRAG EC64 CGRB E504 MVCDK EC66 CRB E504 MVHII EC7F CLRB E544 MVHII EC7F CLGIB E554 CHHSI EC7F CLIB E554 CHHSI EC7F CLIB E555 CLHHSI EC7F CLIB E555 CLFISI ED05 LXDB E555 CLFISI ED05 LXDB E8 MVCIN ED08 KEB <tr< th=""><th></th></tr<>	
E394 LLC E395 LLH E396 ML E397 DL E398 ALC E399 SLB E500 LASP E501 TPROT E502 STRAG E50F MVCSK E50F MVCSK E50F MVCSK E50F MVCH E548 MVHII E544 MVHII E548 MVHII E554 CHHSI E555 CLHHSI E555 CLHHSI E555 CLHHSI E555 CLHSI E555 CLHSI E550 LIFISI E550 LIFISI E550 LIFISI E550 LIFISI E550 LIFISI E550 LIFISI E550 CHSI E550 LIFISI E550 CHSI E5	
E395 LLH EC73 CLFIT E396 ML EC76 CRJ E397 DL EC77 CLRJ E398 ALC EC7C CGIJ E500 LASP EC7E CIJ E501 TPROT EC7F CLIJ E502 STRAG EC64 CGRB E50F MVCDK EC66 CRB E54B MVGHI ECFC CLGBB E544 MVHHI ECFC CGBB E554 CHHSI ECFE CLB E555 CLHHSI ECFF CLIB E558 CGHSI ED04 LDEB E559 CLGHSI ED05 LXDB E559 CLGHSI ED05 LXDB E559 CLGHSI ED06 LXEB E559 CLGHSI ED06 LXEB E559 CLGHSI ED07 MXDB E8 MVCIN ED08 KEB	
E396	
E397 DL	
E398 ALC EC7C CGIJ E399 SLB EC7D CLGIJ E500 LASP EC7F CLIJ E501 TPROT EC7F CLIJ E502 STRAG EC6E4 CGRB E50F MVCDK EC6E5 CLGRB E548 MVHHI ECFC CGB E544 MVHHI ECFC CGB E554 CHHSI ECFD CLGIB E555 CLHHSI ECFF CLIB E558 CGHSI ED04 LDEB E559 CLGHSI ED05 LXDB E559 CLFHSI ED05 LXDB E550 CLFHSI ED06 LXEB E550 CLFHSI ED07 MXDB E8 MVCIN ED08 KEB E9 PKA ED00 AEB EB04 LMG ED08 SEB EB04 LMG ED0B SEB	
E399 SLB EC7D CLGIJ	
E501 TPROT E502 STRAG EC56 CGB EC56 CLGFB EC56 CLGFB EC548 MVCHI EC544 MVHII EC547 CLB EC548 MVCHI EC548 MVCHI EC554 CHHSI EC555 CLHHSI EC555 CLGHSI EC559 CLGHSI EC550 CLGHSI EC550 CLGHSI EC550 CLGHSI EC550 CLGHSI EC550 CLGHSI ED06 LXEB EC550 CLGHSI ED07 MXDB EB ED08 KEB ED00 CEB ED00 CEB ED00 CEB ED00 CEB ED00 DEB EB00 SLAG ED000 DEB EB000 SLLG ED000 DEB EB000 SLLG ED000 DEB EB000 SLLG ED000 MAEB EB000 SLLG ED000 MAEB EB001 TCCB EB11 TCCB ED11 TCCB EB11 TCCB EB11 TCCB ED11 TCCB EB11 TCCB ED11 TCCB EB11 TCCB ED11 TCCB EB11 TCCB ED11 TCCB EB11 TCCB ED12 TCXB EB11 TCCB ED15 SQDB ED15 ED15 SQDB ED15 ED15 SQDB ED15	
E502 STRAG ECE4 CGRB E50E MVCSK EC55 CLGRB EC56 CLGRB E50F MVCDK EC76 CRB E544 MVHI E548 MVGHI ECFC CGIB E554 CHHSI ECFE CIB E555 CLHHSI E055 CLHHSI E055 CLHSI E006 LXEB E559 CLGHSI E004 LDEB E550 CLFISI E006 LXEB E550 CLFISI E006 LXEB E006 LXEB E006 LXEB E006 LXEB E006 LXEB E006 LXEB E007 MXDB E8 MVCIN E008 KEB E009 CEB E000 AEB E000 AEB E000 AEB E000 AEB E000 AEB E000 MDEB E000 MAEB E000 SLLG E000 MAEB E000 SLLG E000 MAEB E000 SLLG E000 MAEB E000 SLLG E001 TCEB E001 TCEB E011 TCDB E011	
E50E MVCSK E50F CRB ECF6 CRB E544 MVHHI ECF7 CLRB E554 CHHSI ECF6 CIB ECF6 CLGB E554 CHHSI ECFE CIB ECFE CIB ECFE CIB ECFE CIB ECFF CLIB ECFE CLB ECFF ECFF CLB ECFT ECFF ECFF	
E50F MVCDK E544 MVHHI E548 MVGHI E554 CHHSI E555 CLHHSI E558 CGHSI E559 CLGHSI E550 CLFHSI E550 CLFHSI E550 CLFHSI E550 CLFHSI E550 CLFHSI E650 CLFHSI E650 CLFHSI E8 MVCIN E9 PKA E9 PKA E0 PKA E000 AEB EB04 LMG EB04 LMG EB04 ED08 SEB EB05 SRAG EB00 DEB EB08 SEB EB08 SEB EB08 SEB EB09 SLAG EB00 DEB EB00 SLLG EB01 TCEB EB11 CSY ED11 TCB EB11 RLL EB12 CLMH ECFC CRB ECFG CRB ECFG CRB ECFG CHB ECFD CLGIB ECFF CLIB ECFF CLB ECF	
E544 MVHI ECF7 CLRB E548 MVGHI ECFC CGIB ECFC CGIB ECFC CLIB ECFC CLIB ECFE CLIB EC	
E548 MVGHI E554 CHHSI E555 CLHHSI E558 CGHSI E559 CLGHSI E559 CLGHSI E550 CHSI E500 KEB E8 MVCIN E9 PKA E009 CEB EA UNPKA ED00 CEB EB04 LMG EB04 LMG EB08 SEB EB08 SLAG EB00 SRAG EB00 SRLG EB00 SRLG EB00 SLG EB00 SLG EB00 SLG EB00 SLG EB01 TRACG EB11 CSY EB11 TCDB EB11 CSY EB11 CSY EB11 CSP EB11 SQEB EB20 CLMH ED14 SQEB EB20 CLMH ED15 SQDB	
E554	
E555	
E558 CGHSI ED04 LDEB E559 CLGHSI ED05 LYDB E55C CHSI ED06 LXEB E55D CLFHSI ED07 MXDB E8 MVCIN ED08 KEB E9 PKA ED09 CEB EA UNPKA ED0A AEB EB04 LMG ED0B SEB EB0A SRAG ED0D MDEB EB0B SLAG ED0D DEB EB0C SRLG ED0E MAEB EB0D SLLG ED0F MSEB EB0F TRACG ED10 TCEB EB14 CSY ED11 TCDB EB1C RLLG ED12 TCXB EB1D RLL ED14 SQEB EB20 CLMH ED15 SQDB	
E559 CLGHSI ED05 LXDB E55C CHSI ED06 LXEB E55D CLFHSI ED07 MXDB E8 MVCIN ED08 KEB E9 PKA ED09 CEB EA UNPKA ED0A AEB EB04 LMG ED0B SEB EB04 SRAG ED0D DEB EB0B SLAG ED0D DEB EB0C SRLG ED0E MAEB EB0D SLLG ED0F MSEB EB0F TRACG ED10 TCEB EB14 CSY ED11 TCDB EB1C RLLG ED12 TCXB EB1D RLL ED14 SQEB EB20 CLMH ED15 SQDB	
E55C CHSI ED06 LXEB E55D CLFHSI ED07 MXDB E8 MYCIN ED08 KEB E9 PKA ED09 CEB EA UNPKA ED09 CEB EB04 LMG ED0B SEB EB0A SRAG ED0C MDEB EB0B SLAG ED0E MAEB EB0C SRLG ED0E MAEB EB0D SLLG ED0F MSEB EB0F TRACG ED10 TCEB EB14 CSY ED11 TCDB EB1C RLLG ED12 TCXB EB1D RLL ED14 SQEB EB2O CLMH ED15 SQDB	
E55D CLFHS ED07 MXDB E8 MVCIN ED08 KEB E9 PKA ED09 CEB EA UNPKA ED0A AEB EB04 LMG ED0B SEB EB0A SRAG ED0C MDEB EB0B SLAG ED0D DEB EB0C SRLG ED0E MAEB EB0D SLLG ED0F MSEB EB0F TRACG ED10 TCEB EB11 CSY ED11 TCDB EB11 RLLG ED12 TCXB EB10 RLL ED14 SQEB EB20 CLMH ED15 SQDB	
E9 PKA ED09 CEB EA UNPKA ED08 AEB EB04 LMG ED0B SEB EB0A SRAG ED0C MDEB EB0B SLAG ED0E MAEB EB0C SRLG ED0E MAEB EB0D SLLG ED0F MSEB EB0F TRACG ED10 TCEB EB14 CSY ED11 TCDB EB1C RLLG ED12 TCXB EB1D RLL ED14 SQEB EB2O CLMH ED15 SQDB	
EA UNPKA ED0A AEB EB04 LMG ED0B SEB EB0A SRAG ED0C MDEB EB0B SLAG ED0D DEB EB0C SRLG ED0E MAEB EB0D SLLG ED0F MSEB EB0F TRACG ED10 TCEB EB14 CSY ED11 TCDB EB1C RLLG ED12 TCXB EB1D RLL ED14 SQEB EB20 CLMH ED15 SQDB	
EB04 LMG ED0B SEB EB0A SRAG ED0C MDEB EB0B SLAG ED0D DEB EB0C SRLG ED0E MAEB EB0D SLLG ED0F MSEB EB0F TRACG ED10 TCEB EB14 CSY ED11 TCDB EB1C RLLG ED12 TCXB EB1D RLL ED14 SQEB EB20 CLMH ED15 SQDB	
EB0A SRAG ED0C MDEB EB0B SLAG ED0D DEB EB0C SRLG ED0E MAEB EB0D SLLG ED0F MSEB EB0F TRACG ED10 TCEB EB1 CSY ED11 TCDB EB1C RLLG ED12 TCXB EB1D RL ED14 SQEB EB20 CLMH ED15 SQDB	
EB0B SLAG ED0D DEB EB0C SRLG ED0E MAEB EB0D SLLG ED1F MSEB EB0F TRACG ED10 TCEB EB14 CSY ED11 TCDB EB1C RLLG ED12 TCXB EB1D RLL ED14 SQEB EB20 CLMH ED15 SQDB	
EBOC SRLG EDOE MAEB EBOD SLLG EDOF MSEB EBOF TRACG ED10 TCEB EB14 CSY ED11 TCDB EB1C RLLG ED12 TCXB EB1D RLL ED14 SQEB EB20 CLMH ED15 SQDB	1
EB0F TRACG ED10 TCEB EB14 CSY ED11 TCDB EB1C RLLG ED12 TCXB EB1D RLL ED14 SQEB EB20 CLMH ED15 SQDB	
EB14 CSY ED11 TCDB EB1C RLLG ED12 TCXB EB1D RLL ED14 SQEB EB20 CLMH ED15 SQDB	
EB1C RLLG ED12 TCXB EB1D RLL ED14 SQEB EB20 CLMH ED15 SQDB	
EB1D RLL ED14 SQEB EB20 CLMH ED15 SQDB	i
EB20 CLMH ED15 SQDB	
EB21 CLMY ED17 MEEB	
EB24 STMG ED18 KDB	
EB25 STCTG ED19 CDB	
EB26 STMH ED1A ADB	
EB2C STCMH ED1B SDB EB2D STCMY ED1C MDB	i
EB2F LCTLG ED1D DDB	
EB30 CSG ED1E MADB	
EB31 CDSY ED1F MSDB	
EB3E CDSG ED24 LDE	
EB44 BXHG ED25 LXD EB45 BXLEG ED26 LXE	
EB4C ECAG ED2E MAE	
EB51 TMY ED2F MSE	
EB52 MVIY ED34 SQE	
EB54 NIY ED35 SQD	
EB55 CLIY ED37 MEE	
EB56	
EB6A ASI ED3A MAY	
EB6E ALSI ED3B MY	
EB7A AGSI ED3C MAYH	
EB7E ALGSI ED3D MYH	
EB80 ICMH ED3E MAD EB81 ICMY ED3F MSD	
EB8E MVCLU ED40 SLDT	
EB8F CLCLU ED41 SRDT	
EB90 STMY ED48 SLXT	
EB96 LMH ED49 SRXT	
EB98 LMY ED50 TDCET	
EB9A LAMY ED51 TDGET EB9B STAMY ED54 TDCDT	
EBCO TP ED55 TDGDT	
EC44 BRXHG ED58 TDCXT	
EC45 BRXLG ED59 TDGXT	
EC54 RNSBG ED64 LEY	
EC55 RISBG ED65 LDY	
EC56 ROSBG ED66 STEY EC57 RXSBG ED67 STDY	
EC64 CGRJ EE PLO	

OpCode	Mnemonic
EF	LMD
F0	SRP
F1	MVO
F2	PACK
F3	UNPK
F8	ZAP
F9	CP
FA	AP
FB	SP
FC	MP
FD	DP

Condition Codes

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
General Instructions			 	
Add	Zero	< Zero	> Zero	Overflow
Add Halfword	Zero	< Zero	> Zero	Overflow
Add Halfword Immediate	Zero	< Zero	> Zero	Overflow
Add Immediate	Zero	< Zero	> Zero	Overflow
Add Logical	Zero, no carry	Not zero, no	Zero, carry	Not zero, carry
Add Logical	2010, 110 Cally	carry	Zeio, Carry	NOLZEIO, Carry
Add Logical with Carry	Zero, no carry	Not zero, no	Zero, carry	Not zoro com
Add Logical Willi Carry	2610, 110 Cally	carry	Zeio, carry	Not zero, carry
Add Logical with Signed Imme-	Zero, no carry		Zoro corni	Not zoro com
diate	Zeio, ilo carry	Not zero, no	Zero, carry	Not zero, carry
And	Zero	carry		
And Immediate	ANDed bits	Not zero ANDed bits	-	1-
Allu mineulate	zero	not zero	!-	i —
Checksum		HOLZEIO	}	CDU datas
Checksum	Checksum	1-	-	CPU-deter-
	complete	Į	1	mined com-
Cinhar Managan	N 10	Į	}	pletion
Cipher Message	Normal com-	-	-	Partial com-
Cinhau Massass with Chaining	pletion	l		pletion
Cipher Message with Chaining	Normal com-	<u> </u>	-	Partial com-
0	pletion		F	pletion
Compare	Equal	First op low	First op high	<u> </u>
Compare and Form Codeword	Equal	First op low	First op high	-
	}	and ctl = 0, or	and cti = 0, or)
	1	first op high	first op low	}
		and ctl = 1	and cti = 1	
Compare and Swap	Equal	Not equal	-	-
Compare and Swap and Store	Equal	Not equal	-	1-
Compare Double and Swap	Equal	Not equal	l 	<u> </u>
Compare Halfword	Equal	First op low	First op high	-
Compare Halfword Immediate	Equal	First op low	First op high	1-
Compare Halfword Relative Long	Equal	First op low	First op high	-
Compare Immediate	Equal	First op low	First op high	-
Compare Logical	Equal	First op low	First op high	 _
Compare Logical Characters under Mask	Equal, or Mask is zero	First op low	First op high	-
Compare Logical Long	Equal	First op low	First op high	 _
Compare Logical Long	Equal	First op low	First op high	CPU-deter-
Extended	1 "	1		mined com-
		j		pletion
Compare Logical Long Uni-	Equal	First op low	First op high	CPU-deter-
code				mined com-
		1		pletion
Compare Logical Relative	Equal	First op low	First op high	<u>-</u>
Long				
Compare Logical String	Equal	First op low	First op high	CPU-deter-
				mined com-
		}		pletion
Compare Relative Long	Equal	First op low	First op high	
Compare until Substring Equal	Equal sub-	Last bytes	Last bytes	CPU-deter-
Compare unit Capeting Equal	string	equal	unequal	mined com-
	Jan9	l oqua.	aoquu.	pletion
Compression Call	Second op	First op end,	l_	CPU-deter-
Compression can	end	not second op	ļ	mined com-
	Cild	end end)	pletion
Compute Intermediate Mes-	Normal com-		_	Partial com-
sage Digest	pletion	_	-	pletion
		,	}	
Compute Last Message Digest	Normal com-	-	-	Partial com-
On-marks Managers Authors	pletion			pletion
Compute Message Authen.	Normal com-	-	-	Partial com-
Code	pletion	5: 6:II		pletion
Convert Unicode to UTF-8	Data pro-	First op full	-	CPU-deter-
	cessed			mined com-
Opening HITE Oze Hitter &	Data ar	First		pletion
Convert UTF-8 to Unicode	Data pro-	First op full	-	CPU-deter-
	cessed			mined com-
	_			pletion
	7	Not zero	I <i>-</i> -	I <i>-</i>
Exclusive Or	Zero			
Exclusive Or Exclusive Or Immediate	XORed bits	XORed bits	-	-
Exclusive Or Immediate	XORed bits zero		_	_
	XORed bits	XORed bits	One bit found	- -

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Insert Characters under Mask	All zero, or	Leftmost bit =	Not zero, but	=
	mask is zero	1	with leftmost	
	į	ļ	bit = 0	
Load and Test	Zero	< Zero	> Zero	
Load Complement	Zero	< Zero	> Zero	Overflow
Load Negative	Zero	< Zero		
Load Positive	Zero Address	Address	> Zero	Overflow
Load Page-Table-Entry Address	returned:	returned:	Invalid bit on in RTE or	Exception condition
Address	STE.P=0	STE.P=1	STE.	exists.
Move Long	Operand	First op	First op longer	Overlap
move Long	lengths equal	shorter	1 mot op longer	Overlap
Move Long Extended	Operand	First op	First op longer	CPU-deter-
	lengths equal	shorter	l	mined com-
				pletion
Move Long Unicode	Operand	First op	First op longer	CPU-deter-
	lengths equal	shorter		mined com-
		1		pletion
Move Page	Data moved	First op	Second op	-
		invalid, both	invalid	
		valid in ES,	1	}
	Í	locked, or ES	}	}
Maya String	1	error	}	CDII dotor
Move String	-	Second op moved	-	CPU-deter-
	1	moved	į	mined com- pletion
Or	Zero	Not zero	<u></u>	pietion
Or Immediate	ORed bits	ORed bits not	<u> </u>	<u> </u>
Of Hillingdiate	zero	zero	ļ	}
Perform Locked Operation (test	Egual	First op not	First op equal,	l_
bit zero)		equal	third op not	1
,			equal	
Perform Locked Operation (test	Code valid	 _	i-	Code invalid
bit one)		ł	i	1
Perform Timing-Facility Func-	Function per-	-	 -	Function not
tion	formed			avail.
Rotate Then And Selected Bits	Selected bits	Selected bits	-	_
Rotate Then Exclusive Or	zero Selected bits	not zero Selected bits	l .	
Selected Bits	zero	not zero	-	_
Rotate Then Insert Selected	Zero	< zero	> zero	l
Bits	2010	1 2010	2010	
Rotate Then Or Selected Bits	Selected bits	Selected bits	i_	
	zero	not zero	ì)
Search String, Search String	-	Character	Character not	CPU-deter-
Unicode		found	found	mined com-
				pletion
Set Program Mask	See Note	See Note	See Note	See Note
Shift Left Double	Zero	< Zero	> Zero	Overflow
Shift Left Single Shift Right Double	Zero Zero	< Zero	> Zero > Zero	Overflow
Shift Right Single	Zero	< Zero	> Zero	-
Store Clock (STCK, STCKE or	Set state	Not-set state	Error state	Stopped state
STCKF)) Oct State	1401 301 State	Lifor state	or not opera-
,	•	}	i	tional
Store Facility List Extended	Complete list	_	l_	Incomplete list
•	stored			stored
Subtract	Zero	< Zero	> Zero	Overflow
Subtract Halfword	Zero	< Zero	> Zero	Overflow
Subtract Logical	-	Not zero, bor-	Zero, no bor-	Not zero, no
		row	row	borrow
Subtract Logical with Borrow	Zero, borrow	Not zero, bor-	Zero, no bor-	Not zero, no
Total Addressins Mode	04 53 4-	row	row	borrow
Test Addressing Mode Test and Set	24-bit mode Leftmost bit	31-bit mode	-	_
1631 and 361	zero	Leftmost bit one	-	-
Test under Mask (TM)	All zeros, or	Mixed 0's and	l_	All ones
rest under wask (TW)	mask is zero	1's		All offes
Test under Mask (TMH, TMHH,	All zeros or	Mixed 0's and	Mixed 0's and	All ones
TMHL, TML, TMLH, TMLL)	mask is zero	1's and left-	1's and left-	
, -,,		most bit zero	most bit one	
Test under Mask High, Low	All zeros or	Mixed 0's and	Mixed 0's and	All ones
• • •	mask is zero	1's and left-	1's and left-	1
		most bit zero	most bit one	<u> </u>

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Translate and Test, Translate	All zeros	Not zero, scan	Not zero, scan	
and Test Reverse		incomplete	complete	
Translate and Test Extended,	All selected	Nonzero func-	l-	CPU-deter-
Translate and Test Reverse	function codes	tion code		mined com-
Extended	zero	selected	Ì	pletion
Translate Extended	Data pro-	First op byte	-	CPU-deter-
	cessed	equal test byte		mined com-
	1			pletion
Translate One to One, One to	Character not	Character	_	CPU deter-
Two, Two to One, Two to	found	found	1	minded com-
Two				pletion
Unpack ASCII	Sign plus	Sign minus	-	Sign invalid
Unpack Unicode	Sign plus	Sign minus	-	Sign invalid
Update Tree	Compare	Path com-	-	Path not com-
	equal at cur- rent node on	plete, no		plete and
		nodes com-	[compared reg- ister negative
	path	pared equal		ister negative
Decimal Instructions	ł		1	
Add Decimal	Zero	< Zero	> Zero	Overflow
Compare Decimal	Equal	First op low	First op high	_
Edit	Zero	< Zero	> Zero	
Edit and Mark	Zero	< Zero	> Zero	_
Shift and Round Decimal	Zero	< Zero	> Zero	Overflow
Subtract Decimal	Zero	< Zero	> Zero	Overflow
Test Decimal	Digits and sign	Sign invalid	Digit invalid	Sign and digit
	valid	~		invalid
Zero and Add	Zero	< Zero	> Zero	Overflow
	[Ì	ĺ	
Floating-Point	İ	ĺ	}	
Instructions	ł			
Add	Zero	< Zero	> Zero	NaN
Add Normalized	Zero	< Zero	> Zero	-
Add Unnormalized	Zero	< Zero	> Zero	
Compare (BFP)	Equal	First op low	First op high	Unordered
Compare (HFP)	Equal	First op low	First op high	
Compare and Signal	Equal	First op low	First op high	Unordered
Compare Biased Exponent Convert BFP to HFP	Equal Zero	First op low < Zero	First op high > Zero	Unordered Special case
Convert HFP to BFP	Zero	< Zero	> Zero	Special case
Convert to Fixed	Zero	< Zero	> Zero	Special case
Divide to Integer	Remainder	Remainder	Remainder	Remainder
Divide to integer	complete,	complete,	incomplete,	incomplete,
	quotient nor-	quotient over-	quotient nor-	quotient over-
	mal	flow or NaN	mal	flow or NaN
Load and Test (BFP)	Zero	< Zero	> Zero	NaN
Load and Test (HFP)	Zero	< Zero	> Zero	[<u> </u>
Load Complement (BFP)	Zero	< Zero	> Zero	NaN
Load Complement (HFP)	Zero	< Zero	> Zero	_
Load Negative (BFP)	Zero	< Zero		NaN
Load Negative (HFP)	Zero	< Zero	-	_
Load Positive (BFP)	Zero		> Zero	NaN
Load Positive (HFP)	Zero	-	> Zero	[-
Perform Floating-Point Opera-	Normal result	Nontrap	Trap exception	-
tion (T=0)	l	exception		
Perform Floating-Point Opera-	Function valid	-	-	Function
tion (T=1)	7	7		invalid
Subtract	Zero	< Zero	> Zero	NaN
Subtract Normalized	Zero	< Zero	> Zero > Zero	_
Subtract Unnormalized	Zero	< Zero	> Zero	
Test Data Class	Zero (no match)	One (match)	-	_
Toot Data Group	Zero (no	One (match)		
Test Data Group	match)	One (match)] -	-
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
Control Instructions	1		[
Compare and Swap and Purge	Equal	Not equal	I_	_
Diagnose	See note	See note	See note	See note
Extract Stacked State	Branch state	Program call	l	_
	entry	state entry	1	
Insert Address Space Control	Primaryspace	Secondarys-	Accessregis-	Homespace
•	mode	pace mode	ter mode	mode

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Load Address Space Parame-	Parameters	Primary not	Secondary not	Spaceswitch
ters	loaded	available	authorized or	event
	ĺ		not available	
Load PSW	See note	See note	See note	See note
Load PSW Extended	See note	See note	See note	See note
Load Real Address	Translation	Segmenttable	Pagetable	See note
Manuala Dalaman	available	entry invalid	entry invalid	
Move to Primary	Length ≤ 256 Length ≤ 256	-	_	Length > 256
Move to Secondary Move with Key	Length ≤ 256	-	_	Length > 256 Length > 256
Move with Optional Specifica-	Length ≤ 4096			Length > 4096
tions	Longin 3 4000			Longin > 4000
Page In	Operation	ES data error	_	ES block not
-	completed			available
Page Out	Operation	ES data error	-	ES block not
	completed	1		available
Perform Timing Facility Func-	Function per-	-	-	Function not
tion	formed			available
Perform Topology Function	Initiated	_	Rejected	
Program Return	See note	See note	See note	See note
Reset Reference Bit Extended	Ref = 0, Chg =	Ref = 0, Chg =	Ref = 1, Chg =	Ref = 1, Chg =
Resume Program	See note	See note	See note	See note
Set Clock	Set	Secure	_	Not opera-
COT CICON	001	0000.0		tional
Signal Processor	Accepted	Status stored	Busy	Not opera-
g			,	tional
Store System Information	Info provided	I_	_	Info not avail-
		ĺ		able
Test Access	ALET = 0	ALET uses	ALET uses	ALET = 1 or
		DUALD	PSALD	causes ART
Total Disele	Usable	Unusable		exception
Test Block Test Protection	Fetch and	Fetch allowed:	No fetch or	Translation not
rest Protection	store allowed	no store	store allowed	available
	Store allowed	allowed	Store anowed	available
			}	ĺ
Input/Output	1			ì
Instructions		}		ì
Cancel Subchannel	Function	1-		Not opera-
01-01-1	started	1		tional
Clear Subchannel	Function	[-	-	Not opera-
Lielt Cubebonnel	started Function	 Nonintermedi-	Dua.	tional
Halt Subchannel	started	ate status	Busy	Not opera- tional
	Starteu	pending		lionai
Modify Subchannel	Function exe-	Status pend-	Busy	Not opera-
Modify Substitution	cuted	ing	1 200,	tional
Reset Channel Path	Function	<u> </u>	Busy	Not opera-
	started	1	1	tional
Resume Subchannel	Function	Status pend-	Not applicable	Not opera-
	started	ing		tional
Start Subchannel	Function	Status pend-	Busy	Not opera-
0. 0. 10 11	started	ing		tional
Store Channel Report Word	CRW stored	Zeros stored	-	Not on ore
Store Subchannel	SCHIB stored	-	-	Not opera- tional
Test Pending Interruption	Interruption	Interruption	 _	Lional
rose r chaing interruption	not pending	code stored	1	l
Notes:	1or portuning	Jour Storeu		L

Notes:

For Diagnose, the resulting condition code is model-dependent.

For Set Program Mask, the condition code is loaded from bit positions 2 and 3 of the first operand.

For Load Real Address, condition code 3 is set if address-space-control element not available, region-table entry outside table or invalid, segment-table entry outside table, or, for LRA in 24or 31-bit mode when bits 0-32 of entry address not all zeros, segment- or page-table entry invalid.

For Load PSW, Load PSW Extended, and Resume Program, the condition code is loaded from the condition-code field of the second operand.

Assembler Instructions

*PROCESS ACONTROL	Specify assembler options Dynamically modify options
ACONTROL	Dynamically modify options
CCW	Define channel command word
	Define format-0 channel command word
	Define format-1 channel command word
DC	Define constant
DS	Define storage
ALIAS	Rename external symbol
AMODE	Specify addressing mode
CATTR	Define class/part name and attributes
COM	Identify common control section
	Identify control section
	Cumulative length of external dummy section
	Identify dummy section
	Define external dummy section Identify entry-point symbol
	Identify external symbol
	Specify multiple location counters
	Specify residence mode
	Identify read-only control section
	Start assembly
WXTRN	Identify weak external symbol
XATTR	Declare external symbol attributes
DROP	Drop base address register
USING	Use base address and register
AEJECT	Start new page in macro definition
ASPACE	Space lines in macro definition
CEJECT	Conditional start new page
EJECT	Start new page
	Print optional data
	Space listing
TITLE	Identify assembly output
ADATA	Provide data for SYSADATA file
	Conditional no operation
	Copy predefined source coding
	End assembly
	Equate symbol Program control data for I/O exits
	Input format control
	Input sequence checking
	Begin literal pool
OPSYN	Equate operation code
ORG	Set location counter
POP	Restore ACONTROL, PRINT, or USING status
PUNCH	Punch a record
	Save current ACONTROL, PRINT, or USING status
REPRO	Reproduce following record
ACTR	Conditional assembly branch counter
	Unconditional branch
	Conditional branch
	Create input record Assembly no operation
	Assign input record to SETC symbol
	Define global SETA symbol
	Define global SETB symbol
	Define global SETC symbol
LCLA	Define local SETA symbol
LCLB	Define local SETB symbol
LCLC	Define local SETC symbol
MHELP	Trace macro flow
MNOTE	Generate message
SETA	Set arithmetic variable symbol
SETAF	Set arithmetic variable symbol from external function
SETB	Set binary variable symbol
	Set character variable symbol
SETCF	Set character variable symbol from external function
	CCW0 CCW1 DC DS ALIAS AMODE CATTR COM CSECT CXD DSECT DXD ENTRY LOCTR RMODE EXTRN LOCTR RMODE EXTRY LOCTR EXECT START WXTRN XATTR DROP USING ASJECT ASPACE TITLE ADATA CNOP COPY END EQU EXITCT LICTL LISEQ LITORG OPSYN ORG POP PUNCH PUSH REPRO ACTR AGO ACTR AGO ACTR AGO ACTR AGO GBLA GBLA GBLA GBLA GBLA GBLA CLCLA LCLB LCLA LCLB LCLC LCLC LCLC

Function	Mnemonic	Meaning
Macro definition	MACRO	Macro definition header
	MEND	Macro definition trailer
	MEXIT	Macro definition exit

Source: SC26-4940.

Extended-Mnemonic Instructions for Branch on Condition

Use	Extended Mnemonic* (RX or RR)	Meaning	Machine Instr.* (RX or RR)
Control	B or BR	Unconditional branch	BC or BCR 15,
	NOP or NOPR	No operation	BC or BCR 0,
After	BH or BHR	Branch on A High	BC or BCR 2,
Compare	BL or BLR	Branch on A Low	BC or BCR 4,
Instructions	BE or BER	Branch on A Equal B	BC or BCR 8,
(A:B)	BNH or BNHR	Branch on A Not High	BC or BCR 13,
	BNL or BNLR	Branch on A Not Low	BC or BCR 11,
	BNE or BNER	Branch on A Not Equal B	BC or BCR 7,
After	BP or BPR	Branch on Plus	BC or BCR 2,
Arithmetic	BM or BMR	Branch on Minus	BC or BCR 4,
Instructions	BZ or BZR	Branch on Zero	BC or BCR 8,
	BO or BOR	Branch on Overflow	BC or BCR 1,
	BNP or BNPR	Branch on Not Plus	BC or BCR 13,
	BNM or BNMR	Branch on Not Minus	BC or BCR 11,
	BNZ or BNZR	Branch on Not Zero	BC or BCR 7,
	BNO or BNOR	Branch on No Overflow	BC or BCR 14,
After Test	BO or BOR	Branch if Ones	BC or BCR 1,
under Mask	BM or BMR	Branch if Mixed	BC or BCR 4,
Instruction	BZ or BZR	Branch if Zeros	BC or BCR 8,
	BNO or BNOR	Branch if Not Ones	BC or BCR 14,
	BNM or BNMR	Branch if Not Mixed	BC or BCR 11,
	BNZ or BNZR	Branch if Not Zeros	BC or BCR 7,

Source: SC26-4940.

Extended-Mnemonic Instructions for Relative-Branch Instructions

Use	Extended Mnemonic	Meaning	Machine Instr.
General	BRU or J	Unconditional Branch Relative	BRC 15,l ₂
Branch Rel.	BRUL or JLU	Unconditional Branch Relative	BRCL 15,I ₂
on Condition	JNOP*	No Operation	BRC 0,I ₂
After	BRH or JH*	Branch Relative on A High	BRC 2,I ₂
Compare	BRL or JL*	Branch Relative on A Low	BRC 4,I ₂
Instructions	BRE or JE*	Branch Relative on A Equal B	BRC 8,I ₂
	BRNH or JNH*	Branch Relative on A Not High	BRC 13,I ₂
	BRNL or JNL*	Branch Relative on A Not Low	BRC 11,l ₂
	BRNE or JNE*	Branch Relative on A Not Equal B	BRC 7,I ₂
After	BRP or JP*	Branch Relative on Plus	BRC 2,I ₂
Arithmetic	BRM or JM*	Branch Relative on Minus	BRC 4,I ₂
Instructions	BRZ or JZ*	Branch Relative on Zero	BRC 8,I ₂
	BRO or JO*	Branch Relative on Overflow	BRC 1,l ₂
	BRNP or JNP*	Branch Relative on Not Plus	BRC 13,I ₂
	BRNM or JNM*	Branch Relative on Not Minus	BRC 11,I ₂
	BRNZ or JNZ*	Branch Relative on Not Zero	BRC 7,I ₂
	BRNO or JNO*	Branch Relative on No Overflow	BRC 14,I ₂
After Test	BRO or JO*	Branch Relative if Ones	BRC 1,I ₂
under Mask	BRM or JM*	Branch Relative if Mixed	BRC 4,I ₂
Instruction	BRZ or JZ*	Branch Relative if Zeros	BRC 8,I ₂
	BRNO or JNO*	Branch Relative if Not Ones	BRC 14,l ₂
	BRNM or JNM*	Branch Relative if Not Mixed	BRC 11,I ₂
	BRNZ or JNZ*	Branch Relative if Not Zeros	BRC 7,I ₂
Other Branch	JAS	Branch Relative and Save	BRAS R ₁ ,I ₂
Relative	JASL	Branch Relative and Save Long	BRASL R ₁ ,I ₂
Instructions	JCT	Branch Relative on Count (32)	BRCT R ₁ ,I ₂
	JCTG	Branch Relative on Count (64)	BRCTG R ₁ ,I ₂

^{*} Second operand, not shown, is D₂ (X₂, B₂) for RX format and R₂ for RR format.

Use	Extended Mnemonic	Meaning	Machine Instr.
	JXH	Branch Relative on Index High (32)	BRXH R ₁ ,R ₃ ,I ₂
	JXHG	Branch Relative on Index High (64)	BRXHG R ₁ ,R ₃ ,I ₂
	JXLE	Br. Rel. on Index Low or Equal (32)	BRXLE R ₁ ,R ₃ ,l ₂
	IXI EC	Br Bel on Index Low or Equal (64)	BRYLG B. B. L.

Source: SC26-4940

Extended-Mnemonic Suffixes for Compare-and-Branch and Compareand-Trap Instructions

Suffix	Meaning	M ₃ Value	Suffix	Meaning	M ₃ Value
Н	High	2	NH	Not High	13
L	Low	4	NL	Not Low	11
F	Foual	Α	NF	Not Foual	7

Explanation:

These suffixes may be appended to the following mnemonics: CGIB, CGIJ, CGIT, CGRB, CGRJ, CGRT, CIB, CIJ, CIT, CLFIT, CLGIB, CLGIJ, CLGRT, CLGRB, CLGRJ, CLGRT, CLIB, CLIJ, CLRB, CLRJ, CLRJ, CRJ, CRJ, CRT. When the suffix is coded, the M_3 operand must be omitted.

CNOP Alignment

							Quad	dword							
			Doub	eword				Doubleword							
	Full	word			Full	word		Fullword				Fullword			
Half	word	Half	word	Half	word	Half	word	Half	word	Half	word	Half	word	Half	word
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte
0,4		2,4		0,4		2,4		0,4		2,4		0,4		2,4	
0,8		2,8		4,8		6,8		0,8		2,8		4,8		6,8	
0.16		2,16		4,16		6,16		8,16		10,16		12,16 14,16			

Summary of Constants


	Implied Length,	Default Align-		Trunca- tion/
Туре	Bytes	ment	Format	Padding
Α	4	Word	Value of address	Left
AD	8	Doubleword	Value of address	Left
В	-	Byte	Binary digits	Left
c	-	Byte	Characters	Right
CA	-	Byte	Characters (ASCII)	Right
CE	-	Byte	Characters (EBCDIC)	Right
CU	Even	Byte	Characters, translated to Unicode	Right
D	8	Doubleword	Long hex floating point	Right
DB	8	Doubleword	Long binary floating point	Right
DD	8	Doubleword	Long decimal floating point	Right
DH	8	Doubleword	Long hex floating point	Right
E	4	Word	Short hex floating point	Right
EB	4	Word	Short binary floating point	Right
ED	4	Word	Short decimal floating point	Right
EH	4	Word	Short hex floating point	Right
F	4	Word	Fixed-point binary	Left
FD	8	Doubleword	Fixed-point binary	Left
G	Even	Byte	Graphic (double-byte) characters	Right
H	2	Halfword	Fixed-point binary	Left
J	4	Word	Symbol naming a DXD, DSECT, or class	Left
JD	8	Doubleword	Symbol naming a DXD, DSECT, or class	Left
L	16	Doubleword	Extended hex floating point	Right
LB	16	Doubleword	Extended binary floating point	Right
LD	16	Doubleword	Extended decimal floating point	Right
LH	16	Doubleword	Extended hex floating point	Right
LQ	16	Quadword	Extended hex floating point	Right
Р	-	Byte	Packed decimal	Left
Q	4	Word	Symbol naming a DXD, DSECT, or part	Left
QD	8	Doubleword	Symbol naming a DXD, DSECT, or part	Left

^{*} To obtain BRCL instead of BRC, add L at the end of the B mnemonic or insert L after the J of the J mnemonic. For example, change BRNZ or JNZ to BRNZL or JLNZ.

Туре	Implied Length, Bytes	Default Align- ment	Format	Trunca- tion/ Padding
QY	3	Halfword	Symbol naming a DXD, DSECT, or part in long- displacement form	-
R	4	Word	PSECT address value	Left
RD	8	Doubleword	PSECT address value	Left
S	2	Halfword	Address in base-displacement form	-
SY	3	Halfword	Address in base-and-long-displacement form	-
٧	4	Word	Externally defined address value	-
VD	8	Doubleword	Externally defined address value]-
Х		Byte	Hexadecimal digits	Left
Y	2	Halfword	Value of address	Left
z	-	Byte	Zoned decimal	Left

Source: SC26-4940.

Operand of Store Clock



Note: Bit 51 of the TOD clock corresponds to one microsecond.

Operand of Store Clock Extended

Z	Zeros	Time-of-Day (TOD) Clock	Programmable Field	
0	8		112 1	127

Note: Bit 51 of the TOD clock (bit 59 of the operand) corresponds to one microsecond.

Fixed Storage Locations

Area	Addr	Hex	
(Dec)	Туре	Addr	Function
128-131	R	80	External-interruption parameter
132-133	R	84	CPU address associated with external interruption, or zeros
134-135	R	86	External-interruption code (see table on page 31)
136-139	R	88	SVC-interruption identification: 0-12 zeros, 13-14 ILC, 15 zero, 16-31 code
140-143	R	8C	Program-interruption identification: 0-12 zeros, 13-14 ILC, 15 zero, 16-31 code (see table on page 31)
144-147	R	90	Data-exception code: 0-23 zeros, 24-31 code (see table on page 32)
148-149	R	94	Monitor-class number: 0-7 zeros, 8-15 number
150-151	R	96	PER code: 0 successful branching, 1 instruction fetching, 2 storage alteration, 4 STURA (with 2), 3 and 5-6 zeros, 7 instruction-fetching nullification (with 1), 8-13 ATMID, 14-15 AI
152-159	R	98	PER address
160	R	A0	Exception access identification: 0-3 zeros, 4-7 access-register number
161	R	A1	PER access identification: 0-3 zeros, 4-7 access-register number
162	R	A2	Operand access identification (if page-translation exception recognized by MOVE PAGE): 0-3 $\rm R_1$, 4-7 $\rm R_2$
163	A/R	A3	Store-status/machine-check architectural-mode identification: 0-6 zeros, 7 one
168-175	R	A8	Translation-exception identification (see table on page 33)
176-183	R	В0	Monitor code
184-187	R	В8	Subsystem-identification word: 0-14 zeros, 15 one, 16-31 subchannel number
188-191	R	BC	I/O-interruption parameter
192-195	R	CO	I/O-interruption-identification word: 0-1 zeros, 2-4 I/O-interruption subclass, 5-31 zeros

Area	Addr	Hex	<u> </u>
(Dec)	Туре	Addr	Function
200-203	R	C8	STFL facility list (see "Facility Indications" on page 34 for the first 32 facility bits)
232-239	R	E8	Machine-check-interruption code (see diagram on page 54)
244-247	R	F4	External-damage code (see diagram on page 54)
248-255	R	F8	Failing-storage address
272-279	R	110	Breaking-event address
288-303	R	120	Restart old PSW
304-319	R	130	External old PSW
320-335	R	140	Supervisor-call old PSW
336-351	R	150	Program old PSW
352-367	R	160	Machine-check old PSW
368-383	R	170	Input/output old PSW
416-431	R	1A0	Restart new PSW
432-447	R	1B0	External new PSW
448-463	R	1C0	Supervisor-call new PSW
464-479	R	1D0	Program new PSW
480-495	R	1E0	Machine-check new PSW
496-511	R	1F0	Input/output new PSW
4544-4607	R	11C0	Available for programming
4608-4735	A/R	1200	Store-status/machine-check floating-point-register save area
4736-4863	A/R	1280	Store-status/machine-check general-register save area
4864-4879	A/R	1300	Store-status PSW save area or machine-check fixed-logout area*
4888-4891	A	1318	Store-status prefix save area
4892-4895	A/R	131C	Store-status/machine-check floating-point-control-register save area
4900-4903	A/R	1324	Store-status/machine-check TOD-programmable-register save area
4904-4911	A/R	1328	Store-status/machine-check CPU-timer save area
4913-4919	A/R	1331	Store-status/machine-check clock-comparator bits 0-55 save area (zeros at 4912)
4928-4991	A/R	1340	Store-status/machine-check access-register save area
4992-5119	A/R	1380	Store-status/machine-check control-register save area
A Aba	olute od		

Absolute address.

R Real address.

A/R A if store status; R if machine check.

Contents may vary among models; see System Library manuals.

External-Interruption Codes

At real-storage locations 134-135 (86-87 hex)

Code (Hex)	Condition
0040	Interrupt key
1004	Clock comparator
1005	CPU timer
1200	Malfunction alert
1201	Emergency signal
1202	External call
1406	ETR
2401	Service signal

Program-Interruption Codes

At real-storage locations 142-143 (8E-8F hex)

Code (Hex)	Condition	IL	C S	Set		Inst End	
0001	Operation exception	Г	1	2	3		S
0002	Privileged-operation exception			2	3	1	s
0003	Execute exception	l		2		l	S
0004	Protection exception	ĺ	1	2	3		ST
0005	Addressing exception	İ	1	2	3	i	ST
0006	Specification exception	0	1	2	3	С	S
0007	Data exception		1	2	3	С	ST
8000	Fixed-point-overflow exception		1	2	3	С	
0009	Fixed-point-divide exception	L	1	2	3	С	S

				_		
Code	Condition	ILC S	٠		Instr. Endin	_
(Hex)		ILC :		_		9
000A	Decimal-overflow exception		2	3	С	_
000B	Decimal-divide exception		2	3		S
000C	HFP-exponent-overflow exception	1	2	3	С	
000D	HFP-exponent-underflow exception	1	2	3	С	
000E	HFP-significance exception	1	2		С	_
000F	HFP-floating-point-divide exception	1	2			S
0010	Segment-translation exception	1	2	3	N	
0011	Page-translation exception	1	2	3	N	_
0012	Translation-specification exception	1	2	3		S
0013	Special-operation exception	1	2	3		S
0015	Operand exception		2			S
0016	Trace-table exception	1	2		N	
001C	Space-switch event	0 1	2		С	
001D	HFP-square-root exception		2			S
001F	PC-translation-specification exception		2			S
0020	AFX-translation exception	1	2		N	
0021	ASX-translation exception	1	2		N	
0022	LX-translation exception		2		N	
0023	EX-translation exception		2		N	
0024	Primary-authority exception		2		N	
0025	Secondary-authority exception	1	2		N	
0026	LFX-translation exception		2		N	
0027	LSX-translation exception	1	2		N	
0028	ALET-specification exception	1	2	3		S
0029	ALEN-translation exception	1	2	3	N	
002A	ALE-sequence exception	1	2	3	N	
002B	ASTE-validity exception	1	2	3	N	
002C	ASTE-sequence exception	1	2	3	N	
002D	Extended-authority exception	1	2	3	N	
002E	LSTE sequence		2		N	
002F	ASTE instance	1	2	3	N	
0030	Stack-full exception		2		N	
0031	Stack-empty exception	1	2		N	
0032	Stack-specification exception	1	2		N	
0033	Stack-type exception	1	2		N	
0034	Stack-operation exception	1	2		N	
0038	ASCE-type exception	1	2	3	N	
0039	Region-first-translation exception	1	2	3	N	
003A	Region-second-translation exception	1	2	3	N	
003B	Region-third-translation exception	1	2	3	N	
0040	Monitor event	1	2		С	
0800	PER basic event (code may be combined with another code)	0 1	2	3	С	
0800	PER nullification event	0			N	
0119	Crypto-operation exception		2		N	

Completed C ILC N S T Instruction-length code Nullified

Suppressed Terminated

Data-Exception Code (DXC)

At real-storage location 147 (93 hex) and in byte 2 of floating-point-control register

Code (Hex)	Data Exception
00	Decimal operand
01	AFP register
02	BFP instruction
03	DFP instruction
08	IEEE inexact and truncated
0B	IXS inexact
0C	IEEE inexact and incremented
10	IEEE underflow, exact
13	IXS underflow, exact
18	IEEE underflow, inexact and truncated
1B	IXS underflow, inexact

Code (Hex)	Data Exception
1C	IEEE underflow, inexact and incremented
20	IEEE overflow, exact
23	IXS overflow, exact
28	IEEE overflow, inexact and truncated
2B	IXS overflow, inexact
2C	IEEE overflow, inexact and incremented
40	IEEE division by zero
43	IXS division by zero
80	IEEE invalid operation
83	IXS invalid operation

Translation-Exception Identification

At real-storage locations 168-175 (A8-AF hex)

Inter- ruption		
Code (Hex)	Exception or Event	Format of Information Stored*
0004	Protection Protection	If 61 zero: rest unpredictable
0004	T Total of	# 61 coc: suppression, 0-51 address; if DAT was on, 60 one if access-list-conrolled protection, 62-63 ASCE identification, rest unpredictable, location 160 valid; if DAT was off, rest unpredictable
0010	Segment translation	0-51 address, 52-61 unpredictable, 62-63 ASCE identification
0011	Page translation	0-51 address, 52-60 unpredictable, if 61, zero, not MOVE PAGE; if 61 one, MOVE PAGE (see location 162); 62-63 ASCE identification
001C	Space switch	From primary-space mode: 32 old primary-space- switch-event control, 33-47 zeros, 48-63 old PASN From home-space mode: 32 home-space-switch- event control, 33-63 zeros
0020	AFX translation	32-47 zeros, 48-63 address-space number
0021	ASX translation	32-47 zeros, 48-63 address-space number
0022	LX translation	32-43 zeros, 44-63 program-call number
0023	EX translation	32-43 zeros, 44-63 program-call number
0024	Primary authority	32-47 zeros, 48-63 address-space number
0025	Secondary authority	32-47 zeros, 48-63 address-space number
0026 0027	LFX translation LSX translation	When bit 44 is 0: 32-43 zeros, 44-63 program-call number. When bit 44 is 1, 32-63 program-call num- ber
0038	ASCE type	0-51 address, 52-61 unpredictable, 62-63 ASCE identification
0039	Region-first translation	0-51 address, 52-61 unpredictable, 62-63 ASCE identification
003A	Region-second translation	0-51 address, 52-61 unpredictable, 62-63 ASCE identification
003B	Region-third translation	0-51 address, 52-61 unpredictable, 62-63 ASCE identification

^{*} Bits 0-31 (bytes 168-171) unchanged if not described.

Facility Indications

Stored at real-storage locations 200-203 (C8-CB hex) by STFL; stored at second-operand location by STFLE.

Bit	Meaning when Bit is One
0	The instructions marked "N3" in the instruction-summary figures in Chapters 7 and 10
	are installed.
1	The z/Architecture architectural mode is installed.
2	The z/Architecture architectural mode is active. When this bit is zero, the ESA/390 architectural mode is active.
3	The DAT-enhancement facility is installed in the z/Architecture architectural mode. The DAT-enhancement facility includes the INVALIDATE DAT TABLE ENTRY (IDTE) and COMPARE AND SWAP AND PURGE (CSPG) instructions.
4	INVALIDATE DAT TABLE ENTRY (IDTE) performs the invalidation-and-clearing operation by selectively clearing combined region-and-segment-table entries when a segment-table entry or entries are invalidated. IDTE also performs the clearing-by-ASCE operation. Unless bit 4 is one, IDTE simply purges all TLBs. Bit 3 is one if bit 4 is one.
5	INVALIDATE DAT TABLE ENTRY (IDTE) performs the invalidation-and-clearing operation by selectively clearing combined region-and-segment-table entries when a region-table entry or entries are invalidated. Bits 3 and 4 are ones if bit 5 is one.
6	The ASN-and-LX reuse facility is installed in the z/Architecture architectural mode.
7	The store-facility-list-extended facility is installed.
8	The enhanced-DAT facility is installed in the z/Architecture architectural mode.
9	The sense-running-status facility is installed in the z/Architecture architectural mode.
10	The conditional-SSKE facility is installed in the z/Architecture architectural mode.
11	The configuration-topology facility is installed in the z/Architecture architectural mode.
16	The extended-translation facility 2 is installed.
17	The message-security assist is installed.
18	The long-displacement facility is installed in the z/Architecture architectural mode.
19	The long-displacement facility has high performance. Bit 18 is one if bit 19 is one.
20	The HFP-multiply-add/subtract facility is installed.
21	The extended-immediate facility is installed in the z/Architecture architectural mode.
22	The extended-translation facility 3 is installed in the z/Architecture architectural mode.
23	The HFP-unnormalized-extension facility is installed in the z/Architecture architectural mode.
24	The ETF2-enhancement facility is installed.
25	The store-clock-fast facility is installed in the z/Architecture architectural mode.
26	The parsing-enhancement facility is installed in the z/Architecture architectural mode.
27	The move-with-optional-specifications facility is installed in the z/Architecture architectural mode.
28	The TOD-clock-steering facility is installed in the z/Architecture architectural mode.
30	The ETF3-enhancement facility is installed in the z/Architecture architectural mode.
31	The extract-CPU-time facility is installed in the z/Architecture architectural mode.
32	The compare-and-swap-and-store facility is installed in the z/Architecture architectural mode.
33	The compare-and-swap-and-store facility 2 is installed in the z/Architecture architectural mode.
34	The general-instructions-extension facility is installed in the z/Architecture architectural mode.
35	The execute-extensions facility is installed in the z/Architecture architectural mode.
41	The floating-point-support-enhancement facilities (FPR-GR-loading, FPS-sign-handling, and DFP-rounding) are installed in the z/Architecture architectural mode.
42	The DFP (decimal-floating-point) facility is installed in the z/Architecture architectural mode.
43	The DFP (decimal-floating-point) facility has high performance. Bit 42 is one if bit 43 is one.
44	The PFPO instruction is installed in the z/Architecture architectural mode.

Control Registers

CR	Bits	Name of Field	Associated with	Init*
0	32	Trace TOD-clock control	TOD clock	0
	33	SSM-suppression control	SSM instruction	0
	34	TOD-clock-sync control	TOD clock	0
	35	Low-address-protection control	Low-address protection	0
	36	Extraction-authority control	Instruction authorization	0
	37	Secondary-space control	Instruction authorization	0
	38	Fetch-protection-override control	Key-controlled protection	0
	39	Storage-protection-override control	Key-controlled protection	0
	40	Enhanced-DAT-enablement control	Dynamic address translation	0
	45	AFP-register control	Floating point	0
	48	Malfunction-alert subclass mask	External interruptions	0
	49	Emergency-signal subclass mask	External interruptions	0
	50	External-call subclass mask	External interruptions	0
	52	Clock-comparator subclass mask	External interruptions	0
	53	CPU-timer subclass mask	External interruptions	0
	54	Service-signal subclass mask	External interruptions	0
	56	Unused (See note)		1
	57	Interrupt-key subclass mask	External interruptions	1
	58	Unused (See note)	·	1
	59	ETR subclass mask	External interruptions	0
	61	Crypto control	Cryptography	0
1	0-63	Primary address-space-control ele-	Dynamic address translation	0
	Į.	ment		- 1
	0-51	Primary region-table or segment- table origin or real-space token ori- gin	Dynamic address translation	0
	54	Primary subspace-group control	Subspace groups	0
	55	Primary private-space control	Dynamic address translation	0
	56	Primary storage-alteration-event	Program-event recording	١٥
	"	control	Trogiam event resorating	"
	57	Primary space-switch-event control	Program interruptions	0
	58	Primary real-space control	Dynamic address translation	0
	60-61	Primary designation-type control	Dynamic address translation	0
	62-63	Primary table length	Dynamic address translation	1 0
2	33-57	Dispatchable-unit-control-table ori-	Access-register translation	
	l	gin	_	ł
3	32-47	PSW-key mask	Instruction authorization	
	48-63	Secondary ASN	Address spaces	1
4	32-47	Authorization index	Instruction authorization	
	48-63	Primary ASN	Address spaces	ł
5	33-57	Primary-ASTE origin	Access-register translation	-
6	32-39	I/O-interruption subclass mask	I/O interruptions	
7	0-63	Secondary address-space-control element	Dynamic address translation	0
	0-51	Secondary region-table or seg- ment-table origin or real-space token origin	Dynamic address translation	0
	54	Secondary subspace-group control	Subspace groups	0
	55	Secondary private-space control	Dynamic address translation	0
	56	Secondary storage-alteration-event control	Program-event recording	0
	58	Secondary real-space control	Dynamic address translation	0
	60-61	Secondary designation-type control	Dynamic address translation	0
	62-63	Secondary table length	Dynamic address translation	0
8	32-47	Extended authorization index	Access-register translation	0
	48-63	Monitor masks	MC instruction	0
9	32	Successful-branching-event mask	Program-event recording	10
	33	Instruction-fetching-event mask	Program-event recording	0
	34	Storage-alteration-event mask	Program-event recording	0
	36	Store-using-real-address-event	Program-event recording	O
	39	Instruction-fetching-nullification- event mask	Program-event recording	0
	40	Branch-address control	Program-event recording	0
		Storage-alteration-space control	Program-event recording	0
	42			

CR	Bits	Name of Field	Associated with	Init*
11	0-63	PER ending address	Program-event recording	0
12	0	Branch-trace control	Tracing	0
	1	Mode-trace control	Tracing	0
	2-61	Trace-entry address	Tracing	0
	62	ASN-trace control	Tracing	0
	63	Explicit-trace control	Tracing	0
13	0-63	Home address-space-control ele- ment	Dynamic address translation	0
	0-51	Home region-table or segment- table origin or real-space token ori- gin	Dynamic address translation	0
	54	Home subspace-group control	Subspace groups	0
	55	Home private-space control	Dynamic address translation	0
	56	Home storage-alteration-event con- trol	Program-event recording	0
	57	Home space-switch-event control	Program interruptions	0
	58	Home real-space control	Dynamic address translation	0
	60-61	Home designation-type control	Dynamic address translation	0
	62-63	Home table length	Dynamic address translation	0
14	32	Unused (See note)		1
	33	Unused (See note)		1
	35	Channel-report-pending subclass mask	I/O machine-check handling	0
	36	Recovery subclass mask	Machine-check handling	0
	37	Degradation subclass mask	Machine-check handling	0
	38	External-damage subclass mask	Machine-check handling	1
	39	Warning subclass mask	Machine-check handling	0
	42	TOD-clock-control-override control	TOD clock	0
	44	ASN-translation control	Instruction authorization	0
	45-63	ASN-first-table origin	ASN translation	0
15	0-60	Linkage-stack-entry address	Linkage-stack operations	0

^{*} Value after initial CPU reset.

Meaning

Note: This bit is not used but is initialized to one for consistency with the System/370 definition.

Floating-Point-Control (FPC) Register

Masks	Flags			
I I I I I I I I I I I I I I I I I I I	S S S S S O O O	DXC (see page 32)	0 DRM	0 0 BRM
0	8	16	24	31

•	(mm) initial operation mass
1	(IMz) IEEE-division-by-zero mask
2	(IMo) IEEE-overflow mask
3	(IMu) IEEE-underflow mask
4	(IMx) IEEE-inexact mask
8	(SFi) IEEE-invalid-operation flag
9	(SFz) IEEE-division-by-zero flag
10	(SFo) IEEE-overflow flag
11	(SFu) IEEE-underflow flag
12	(SFx) IEEE-inexact flag
16-23	(DXC) Data-exception code (see table on page 32)
25-27	(DRM) DFP Rounding mode
	000 Round to nearest with ties to even
	001 Round toward 0
	010 Round toward +∞
	011 Round toward -∞
	100 Round to nearest with ties away from 0
	101 Round to nearest with ties toward 0
	110 Round away from 0
	111 Round to prepare for shorter precision


(IMi) IEEE-invalid-operation mask


Bit

- 30-31 (BRM) BFP Rounding mode
 - Bound to nearest
 - Bound toward 0 nτ
 - 10 Round toward +∞
 - 11 Round toward -∞

Program-Status Word (PSW)

z/Architecture PSW





Bits 0-31 of Instruction Address

Bits 32-63 of Instruction Address 96


Bit Meaning


1

- (R) Program-event-recording mask
- (T = 1) DAT mode 5
- (I) Input/output mask ۵
- 7 (E) External mask
- 12 Zero indicates z/Architecture
- 13 (M) Machine-check mask
- 14 (W = 1) Wait state
- 15 (P = 1) Problem state
- 16-17 xx Real mode (T = 0)
 - 00 Primary-space mode (T = 1)
 - 01 Access-register mode (T = 1)
 - 10 Secondary-space mode (T = 1)
 - 11 Home-space mode (T = 1)
- 18-19 (CC) Condition code
- 20 Fixed-point-overflow mask
- 21 Decimal-overflow mask 22 HFP-exponent-underflow mask
- 23 HFP-significance mask
 - Extended/basic addressing mode
 - 00 24-bit mode
 - 01 31-bit mode 10 Invalid
 - 11 64-bit mode

ESA/390 PSW

31/32





<u>Bit</u> Meaning 12

- One indicates ESA/390
- 32 (A = 1) 31-bit addressing mode

95

Dynamic Address Translation

Virtual-Address Format

← 11 -	• ← 11 →	← 11 →	← 11 →	← 8 →	← 12 →
RFX	RSX	RTX	SX	PX	BX
0	11	22			52 63
14			.1		

Region index (region = 2G bytes)

RFX Region first index
RSX Region second index

RTX Region third index
SX Segment index (segment = 1M bytes)
PX Page index (page = 4K bytes)

BX Byte index

RX

Address-Space-Control Element (ASCE)

Region-Table or Segment-Table Designation (RTD or STD)

Region-Table or Segment-Table Origin		GP	s	ΧR	DT	DL
0	52	54		58	60	63

Bit Meaning

54 (G) Subspace-group control

55 (P) Private-space control

56 (S) Storage-alteration-event control

57 (X) Space-switch-event control
58 (B) Real-space control (B = 0)

58 (R) Real-space control (R = 0) 60-61 (DT) Designation-type control

11 Region-first-table

10 Region-second-table

01 Region-third-table 00 Segment-table

62-63 (DL) Designation length (x 4K bytes)

Real-Space Designation (RSD)

Real-Space Token Origin	G	PS	ΧR	
0	52 5	1	58	63

Bit Meaning


58 (R) Real-space control (R = 1) **Note:** Other bits are as in RTD or STD.

Table Values

	Incre-	incr.	Incr. Ent-	Max.	Max. Ent-	Max	Table Maps
Table	ment	Size	ries	Size	ries	Regions	Bytes
Region First	1-4	4KB	512	16KB	2K	8G	16E =16×2 ⁶⁰
Region Second	1-4	4KB	512	16KB	2K	4M	$8P = 8 \times 2^{50}$
Region Third	1-4	4KB	512	16KB	2K	2K	$4T = 4 \times 2^{40}$
Segment	1-4	4KB	512	16KB	2K	1	$2G = 2 \times 2^{30}$
Page	1	2KB	256	2KB	256	_	1M = 2 ²⁰

Region-Table Entry (RTE)






Region-Second-Table Entry (RSTE)

Region-Third-Table Origin		Р	TF	II	π	TL	
0	52	54	56	58	60	63	

Region-Third-Table Entry (RTTE)



Bit Meaning

60

62-63

54 DAT protection bit

56-57 (TF) Table offset (for next-lower-level table)

(I) Invalid bit (for set of regions in RFTE or RSTE, or for region in RTTE


60-61 (TT) Table-type bits (for this table)

11=Region first table


10=Region second table 01=Region third table

(TL) Table length (for next-lower-level table) (x 4K bytes)

Segment-Table Entry (STE, FC=0)



Segment-Table Entry (STE, FC=1)



Bit Meaning

47

52

53

58 59

54

60-61

(AV) Access-control (ACC) and fetch-protection (F) validity bit

48-51 (ACC) Access-control bits

(F) Fetch-protection bit

(FC) Format control

54 (P) DAT-protection bit 55

(CO) Change-bit override

(I) Segment-invalid bit

(C) Common-segment bit

(TT) Table-type bits (for this table): 00=Segment table

Page-Table Entry (PTE)



Bit Meaning 53

(I) Page-invalid bit (P) Page-protection bit

55 (CO) Change-bit override

ASN Translation

Address-Space Number (ASN)


	ASN-First- Table Index	ASN-S Table	
0		10	15


ASN-First-Table Entry

	ASN-Second-Table Origin	00000	0
0 1		26	31

Bit Meaning
0 (I) AFX-invalid bit

ASN-Second-Table Entry (ASTE)





PC-Number Translation

Program-Call Number (20-Bit)

	Linkage	Index	Entry Index
32	44	56	63

Program-Call Number (32-Bit. Bit 44=0)

	0	LFX	LSX	Entry Index	\neg
32	44		51	56	63

Program-Call Number (32-Bit, Bit 44=1)

	LFX1	1	LFX2	LSX	Entry Index				
32		44		51	56	63			

Linkage-Table Entry (LTE)

	Entry-Table Origin	E	ΓL
0 1		26	31
<u>Bit</u>	<u>Meaning</u>		
0	(I) LX-invalid bit		

Linkage-First-Table Entry (LFTE)

(ETL) Entry-table length (x 128 bytes)

I	Linkage-Second-Table Origin		
0 1		24	31
Bit	Meaning		

0 (I) LFX-invalid bit

26-31

Linkage-Second-Table Entry (LSTE)

	Entry-Table Origin	ET	ΓL
0 1		26	31
	LSTESN		
32			63

Bit Meaning (I) I SX-in

(I) LSX-invalid bit

26-31 (ETL) Entry-table length (x 128 bytes)

Entry-Table Entry (ETE)

Byte (Hex)

	U I					31
	If Bit 10.1 (G) Is One	е				
0		Bits 0-31	of Entry	Instruction Addre	SS	
	0					31
4		Bits 32-62 c	of Entry I	nstruction Addres	SS	Р
	0					31
8	Authorizati	ion Key Masi	k	Address	-Space Number	
	0			16		31
С	Entry F	Key Mask				
	0			16		31
10	TG KMECS	S EK		Entry E	xt. Auth. Index	
	0 3	8	12	16		31
14	AS	SN-Second-	Table-En	try Address		
	0 1				26	31
18		Bits 0)-31 of E	ntry Parameter		
	0					31
1C		Bits 3	2-63 of E	Entry Parameter		
	0					31
Bvte.	Bit Meaning					

Byte.Bit Meaning

4.0	(A) Entry addressing mode

4.31 (P) Entry problem state10.0 (T) PC-type bit (zero: basic; one: stacking)

10.1 (G) Entry extended addressing mode

10.3 (K) PSW-key control (zero: unchanged; one: replace if stacking

10.4 (M) PSW-key-mask control (zero: Or; one: replace if stacking)

(E) EAX control (zero: unchanged; one: replace if stacking)
 (C) Address-space-control control

10.7 (S) Secondary-ASN control

10.8-11 (EK) Entry key

Access-Register Translation

ccess-Li	st-En	try	Token (ALET)				
0 0 0 0	0 0	Р	ALESN	Access-List-E	ntry Num	ber	
(P		ıry-li		16 one: use primary ASTE) number			3
spatcha e ×)	ble-U	nit	-Control Table (D	ист)			
0 -			Base-	ASTE Origin			
0 1 S A			Subspace	ce-ASTE Origin			
0							_
В							
, [Subspace ASTI	E Coguence Number			
				E Sequence Number			
о П		Dis	spatchable-Unit Acce	ss-List Origin		ALL	
0 1					25		_
4	Р	SW	/-Key Mask		PSW Ke	y R A	
, [16 	24	28	_
8				· · · · · · · · · · · · · · · · · · ·			_
S [] - [11	1 1	1111111	11111111	1111	111	1
0							_
In 24-B	it or 31	-Bit	Addressing Mode				
0							
0							
4 📗			Bits 33-63	of Return Address			
0 1							
In 64-B	it Addı	ess	ing Mode Bits 0-31 of	Return Address			_
0			DIG 0-01 01	Tietum Addiess			
4			Bits 32-63 o	f Return Address			_
0							-

2C	Trap-Control-Block Address		Ε
0		29	31
30 :: 3C			
0			31

Bvte.Bit Meaning

4.0 (SA) Subspace-active bit


10 25-31 (ALL) Access-list length (x 128 bytes)

14 28 (RA) Reduced-authority bit

14.31 (P) Problem-state bit 2C.31 (F) TRAP-enabled bit

Available for programming

Access-List Entry (ALE)



Bit Meaning

(I) ALEN-invalid bit n 6 (FO) Fetch-only bit

7 (P) Private bit 8-15 (ALESN) Access-list-entry sequence number

Linkage-Stack Entries

Entry Descriptor

U	Entry Type	Section ID	Remaining Free Space
0	1	8 .	16 31
	Next-Er	ntry Size	
32			48 63

Bit Meaning

Entry type:

(U) Unstack-suppression bit

0 1-7


> Header entry = 0001001 binary Trailer entry = 0001010 binary

Branch state entry = 0001100 binary

Program-call state entry = 0001101 binary

Available for program use = 1xxxxxx binary

Hea	der Entry (Entry	Type 0001001)		
	Bits	0-31 of Backward S	tack-Entry Address	
0				31
	Bits 32-6	0 of Backward Stack	k-Entry Address	В
32				61 63
		Entry Descriptor	(First Half)	
64				95
		Entry Descriptor (Second Half)	
96				127
<u>Bit</u> 63	Meaning	ck-entry validity bit		
Trai	ler Entry (Entry T			
	Bits 0	-31 of Forward-Sect	tion-Header Address	
0				31
L	Bits 32-60	of Forward-Section	-Header Address	F
32				61 63
		Entry Descriptor	(First Half)	
64				95
		Entry Descriptor (Second Half)	
96				127
<u>Bit</u> 63	Meaning (F) Forward-secti	on validity bit		
Brai	nch State Entry (I	Entry Type 0001	100) and	
	gram-Call State E			
Byte (Hex)				
0		0	10 11 045	
: 78		Contents of Gene	eral Registers 0-15	
	0			63
80	PSW-Key Mask	Secondary ASN	Ext Auth Index	Primary ASN
	0	16	32	48 63
88		Bits 0-63 of Proc	gram-Status Word	
	0			63
90	in a Branch State Enti	ry Made in 24-Bit or 31	T	Branch Address
30		,	32 33	63
	V		0L 00	
00	In a Branch State Ent	ry Made in 64-Bit Mode		I.I
90	<u></u>	Bits 0-62 of Bra	anch Address	
	0			63



18	1	/	/	1	Î	1	/	/	/	/	/	1	/	1	1	1	/	/	1	/	1	1	/	1	1	/	1	1	1	/	/	/
1C	1	/	/	/	/	/	/	/	1	1	/	1	/	/	/	/	/	1	/	/	1	/	/	/	/	/	/	1	/	/	1	7
	0				_			-	_			_	_	-	_						_			_	_	_		_		_	_	31
20	Γ																															
3C																																
	0	_					_				_		_		_					_	_	_	_	_	_	_						31
Byte. 0.13	Bit		Me (P)				ntr	ol (zer	o:	PS	w.:	31	mu	st t	ne z	erc). E	SA	/39	90 1	PSI	N s	sto	red	: 0	ne:	z/A	Arci	nite	ctu	re
0.14			PS' (R)	W:	sto	rec	i)																									
///			Ava																	-,	•							,				
Trap	S	a	⁄e	Αı	e	a																										
Byte (Hex)																																
. ,	_	_					_	_	_	_	_	_	_	-	Tr	ар	FI	ag	s	-	_	_	_	_	_	_	_	_		_		7
0	Ε	W					Z	ero	S					١	L								Z	ero	os							
	0	1	2											13		15																31
4																Ze	ros	,														
8		Bits 33-63 of Second-Operand Address of TRAP4																														
С													A	006	ess	R	egi	ste	er 1	15												
	0	1																														31
	Г	_	_	-			_	-	-			-	-		PS	W	Va	alu	es		•	_		_	_	-		-	_		_	7
	lt.	z//	Arch	nite	ctu	ire	PS	W	St	ore	d	_	-	_	1	1	_	_			Г	Dr			_	_		_			_	-1
10	0	U	0	0	0	U	U	U	U	U	U	U	0	U	W	P	A	s	С	С		Pr Ma			0	0	0	0	0	0	0	A
14	В	Γ				_		_	_			_	_	_	_	z	ero	is	_		_				_	_	_	_		_		٦
	A				_	_	_	_	_	_		_	_	_	_	_		_		_	_		_	_	_	_	_	_			_	4
18	L	_			_		_	_	_	_	_	_	_	_	_		ruc			_	_		_		_					_		_
1C	L	_	_		_	_	_	_	_	Е	Bits	_	_	_	_	_	tru	_	_	_	_	res	S		_							
	0	1	2			5							12		14		16		18		20				24							31
	lf	ES	A/3	390	P	SW	S	tor	ed	_	_	_	_	_	_	_	_	_			_		_		_	_	_	_	_	_	_	_
10	0	U	0	0	0	U	U	U	U	U	U	U	1	U	W	Р	A	s	С	С		Pr Ma			0	0	0	0	0	0	0	0
14	A		_					_			Bit	is (33	63	0	fIn	str	uc	tio	n /	٩d	dre	SS	i	_							
18		_		_	_	_	_	_			_	_			_	Ze	ros	;										_			_	
1C	-					_	_	_	_	_		_	_	_		Ze	ros	i														7
	0	1	2		_	5		_	_		_	_	12	_	14	_	16		18	_	20	_	_	_	24	_	_	_	-	_	_	لـــ 31

20 : 9C				_		_		_				G	ier	ner	al	Re	gis	ste	rs	0-1	15	_	_	_		_				_		
A0	1	/	/	1	1	1	1	/	/	/	/	/	/	/	/	/	/	/	1	/	1	1	/	/	/	/	/	/	/	/	/	/
A4	1	1	/	/	/	1	/	/	1	/	/	/	/	/	/	/	1	/	/	/	/	1	/	/	/	/	/	1	/	/	1	7
A8 :: FC															Un	ch	an	ge	d													
	0																															31

Byte.Bit Meaning

///

0.0 (E) TRAP was target of EXECUTE
0.1 (W) TRAP is TRAP4 (not TRAP2)
0.13-14 (IL) Instruction-length code
10-1F PSW values (see PSW on page 37)
U Unpredictable

Available for programming

Trace-Entry Formats

Identification of Trace Entries

Trace	Entry Bit	s	Trace Entry	
0-7	8-11	12-15	Туре	Format
00000000			Branch	1
00010000		000N	Set Secondary ASN	1
00100001			Program Call	11
00100010			Program Call	2 ¹
00100001		0	Program Call	3 ¹
00100010		0	Program Call	4 ¹
00100010		100E	Program Call	5 ¹
00100010		101E	Program Call	6 ¹
00100011		111E	Program Call	7 ¹
00110001		000N	Program Transfer	- 1
00110001		100N	Program Transfer	2
00110010	1	0000	Program Return	1
00110010		0010	Program Return	2
00110010		1000	Program Return	4
00110010		1010	Program Return	5
00110010		110N	Program Transfer	3
00110011		0011	Program Return	3
00110011	ł	1011	Program Return	6
00110011	ļ	1100	Program Return	7
00110011		1110	Program Return	8
00110100		1111	Program Return	9
01000001			Branch in Subspace Group	1
01000010]		Branch in Subspace Group	2
01010001	0010	1	Mode Switch	2
01010001	0011		Mode Switch	1
01010001	1010	 	Mode-Switching Branch	1
01010001	1011		Mode-Switching Branch	2
01010010	0110		Mode Switch	3
01010010	1100		Branch	3
01010010	1111		Mode-Switching Branch	3

Tra	ce-Entry Bit	s	Trace Entry	
0-7	8-11	12-15	Туре	Format
0111	0		Trace	1
0111	1	ľ	Trace	2
1			Branch	


Format-1 and -2 entries are made when the ASN-and-LX-reuse facility (ALRF) is not enabled. Entries of formats 3-7 are made when the facility is enabled.

Branch

F1 (Branch, RP, or TRAP2/4 to 24-Bit Mode)

00000000	Bits 40-63 of Branch Address
0 8	31

F2 (Branch, RP, or TRAP2/4 to 31/64-Bit Mode)



F3 (Branch, RP, or TRAP2/4 to 64-Bit Mode)

0101001	01100	×	All Zeros		Bits 0-31 of Branch Address	
0	8	12		32		63
	32-	63 of Br	anch Address			
64				 95		

Note: "Branch" is BAKR, BALR, BASR, BASSM, BSA, or BSG.

Branch in Subspace Group (if ASN Tracing on)

F1 (in 24/31-Bit Mode)

0100	0001P	Bits 9-31 of ALET	A	Bits 33-63 of Branch Address	
0	8		32		63

F2 (in 64-Bit Mode)

01000010P	Bits 9-31 of ALET	Bits 33-63	of Branch Address
0 8		32	63
Bits	32-63 of Branch Address		
64		5	

Mode Switch

F1 (BASSM, BSM, PC, PR, RP, or SAM64 from 24/31-Bit to 64-Bit Mode)

01010	001001	1	All Zeros	A	Updated Instruction Address	
0	8	12		32		63

F2 (BASSM, BSM, PC, PR, RP, SAM24/31 from 64-Bit to 24/31-Bit Mode)

01	010001	0010		All Zeros	Bits 32-63 of Updated Inst. Address	
0		8	12		32	63

E Indicates, when one, that the extended-addressing-mode bit, PSW bit 31, was set to one


N Indicates, when one, that an entry was made because of PTI or SSAIR.

F3 (BASSM, BSM, PC, PR, RP, SAM24/31 from 64-Bit to 24/31-Bit Mode)

Bits 0-31 of Updated Inst. Address
32
5

Mode-Switching Branch


F1 (BASSM or RP from 64-Bit to 24/31-Bit Mode)



F2 (BASSM or RP from 24/31-Bit to 64-Bit Mode)

0101	10001101	All Zeros	Bits 32-63 of Branch Address	
0	8	12	32	63

F3 (BASSM or RP from 24/31-Bit to 64-Bit Mode)




Program Call


F1 (in 24/31-Bit Mode, ALRF Not Enabled)




F2 (in 64-Bit Mode, ALRF Not Enabled)



F3 (in 24/31-Bit Mode, ALRF Enabled, 20-Bit PC Number)



F4 (in 64-Bit Mode, ALRF Enabled, 20-Bit PC Number)



F5 (in 24/31-Bit Mode, ALRF Enabled, 32-Bit PC Number)

00100010	PSW Key	100		All Zeros	A		Bits 33-62 of Return Address	P
0	8	12	16		3	2		63
	32-	Bit P	C Nur	nber				
64					95			

F6 (in 64-Bit Mode, ALRF Enabled, 32-Bit PC Number, Bits 0-31 of Return Address All Zeros)


001000	10 PSW 1	01E	All Zeros		Bits 32-62 of Return Address	P
0	8 1			32		63
	32-B	it PC Nu	mber			
64				95		

F7 (in 64-Bit Mode, ALRF Enabled, 32-Bit PC Number, Bits 0-31 of Return Address Not All Zeros)


00100011	PSW Key	1116		All Zeros		Bits 0-31 of Return Address	
0	8	12	16		32		63
Bi	ts 32-6	2 of F	Return	Address	P	32-Bit PC Number	
64					96		127

Program Return


F1 (in 24/31-Bit to 24/31-Bit Mode)



F2 (in 64-Bit to 24/31-Bit Mode)




F3 (in 64-Bit to 24/31-Bit Mode)




F4 (in 24/31-Bit to 64-Bit Mode)

0011	0010 PSW Key	1000	o	New PASN		Bits 32-62 of Return Address	P
0	8	12	16		3	2	63
A	Bits 33-63	of Up	dated	Inst. Address			
64					95		


F5 (in 64-Bit to 64-Bit Mode)



F6 (in 64-Bit to 64-Bit Mode)




F7 (in 24/31-Bit to 64-Bit Mode)



F8 (in 64-Bit to 64-Bit Mode)

0011001	PSW Key	1110		New PASN			Bits 0-31 of Return Address	
0	8	12	16		3	32		63
В	its 32-6	2 of R	eturn	Address	P		Bits 32-63 of Updated Inst. Address	
64					9	96		127

F9 (in 64-Bit to 64-Bit Mode)



Program Transfer

F1 (in 24/31-Bit Mode)

001100	01 PSW 0001	New PASN	Bits 32-63 of F	R2 Before
0	8 12	16	32	63

F2 (in 64-Bit Mode, Bits 0-31 of R₂ All Zeros)

0011	0001 PSW 100N	New PASN	Bits 32-63 of R2 Before	
0	8 12 16		32	63

F3 (in 64-Bit Mode, Bits 0-31 of R2 Not All Zeros)

00110001	PSW Key	1001	Ne	ew PASN		Bits 0-31 of R2 Before	
0	8	12	16		32		63
	Bits 3	32-63	of R2 Befo	ore			
64				95	,		

Set Secondary ASN

F1


00010000	000000N	New SASN	
0	8	16	31

Trace

F1 (TRACE)

0111	N 00000000	TOD-Clock Bits 16-63	
0	8 12 16		63
	TRACE Operand	(R1) - (R3)	
64		96	4N+16

F2 (TRACG)



Bit Meaning

4-7 (N) One less than the number of registers in the trace entry.

Machine-Check Interruption Code

At real-storage locations 232-239 (E8-EF hex)

																											_			
s	P S		С	Ε		D		С		cl			П			S				М		1			ĮΕ		G	С		IJ
D	DR	0	D	D	0	G	W	Ρ	SP	κ	0	0	В	0	SE	С	ΚE	S	Ρ	S	М	Α	FΑ	0	C	FΡ	R	R	0	ST
Ļ			Ļ	_	_	Ц	ᆫ	_		_	_		ų		<u>_</u>		_	_		_	-				느				_	بر
0			4				8						14		16								24		26					31
Ιī	Δ	T		_	_		Г		Р		Т			c	Г	_	_		_	_		_	Г	_	_		_	_		\neg
ÌĖ	R DA	lo	0	0	٥	0	lo	0	ı Rı	FC/	ΛP	٥	Ст	č	lo	0	0	٥	0	0	0	٥	0	0	0	0	٥	0	0	اه
		Ľ	Ľ	_	_	_	Ľ	_				_		_	Ľ	_	Ľ.		_	_	_	_	Ľ	_		_	_		_	Ľ
32		35					40		42				46		48								56							63
Bit			Me	ani	ina																									
DIF					_																									
0			(SI	ວ) ຣ	3ys	ten	n da	ama	age																					

Bit	Meaning
0	(SD) System damage
1	(PD) Instruction-processing damage
2	(SR) System recovery
4	(CD) Timing-facility damage
5	(ED) External damage
7	(DG) Degradation
8	(W) Warning
9	(CP) Channel report pending
10	(SP) Service-processor damage
11	(CK) Channel-subsystem damage
14	(B) Backed up
16	(SE) Storage error uncorrected
17	(SC) Storage error corrected
18	(KE) Storage-key error uncorrected
19	(DS) Storage degradation
20	(WP) PSW-MWP validity
21	(MS) PSW mask and key validity
22	(PM) PSW program-mask and condition-code validity
23	(IA) PSW-instruction-address validity
24	(FA) Failing-storage-address validity
26	(EC) External-damage-code validity
27	(FP) Floating-point-register validity
28	(GR) General-register validity
29	(CR) Control-register validity
31	(ST) Storage logical validity
32	(IE) Indirect storage error
33	(AR) Access-register validity
34	(DA) Delayed-access exception
42	(PR) TOD-programmable-register validity
43	(FC) Floating-point-control-register validity
44	(AP) Ancillary report


External-Damage Code

46

47

At real-storage address 244-247 (F4-F7 hex)

(CT) CPU-timer validity (CC) Clock-comparator validity



Bit	Meaning
8	(XN) Expanded storage not operational
9	(XF) Expanded-storage control failure

Operation-Request Block (ORB)

Word																					
0								Int	errı	uptio	on	Para	mete	er							
1	Ke	y	sc	М	Υ	FP	1	ΑL	0	Н	Т		LF	M	L	D	0	0	0 (0	X
2	0							Cha	ann	el-F	ro	gram	Add	iress							
3	С	CSS Priority Reserved CU Priority Reserved																			
4		Reserved																			
5		Reserved																			
6	Reserved																				
7		Reserved																			
	0					8					1	6			24						31
Word 1.0-3 1.4 1.5 1.6 1.7 1.8 1.9 1.10 1.11 1.12	Bit Meaning (Key) Subchannel key (S) Suspend control (C) Streaming-mode control (M) Modification control (Y) Synchronization control (F) CCW-format control (P) Prefetch control (I) Initial-status-interruption control (A) Address-limit-checking control (U) Suppress-suspended-interruption control																				

Channel-Command Word (CCW)

(H) Format-2-IDAW control
(T) 2K-IDAW control

(LPM) Logical-path mask

(X) ORB-extension control

Channel-subsystem priority

Control-unit priority

(L) Incorrect-length-suppression mode

(D) Modified-CCW-indirect-data-addressing control

Format-0 CCW

1.14

1.15 1.16-23

1.24

1.25

1.31

3.0-7

3.16-23

C	ommand Code		Data Address									
0		8		31								
	Flags		Byte Count									
32		40	48	63								
Bit	Meaning											
32	(CD) Cause	(CD) Causes use of data-address portion of next CCW										
33	(CC) Cause	s use of comr	mand code and data address	s of next CCW								
34	(SLI) Cause	s suppression	of possible incorrect-length	indication								
35	(Skip) Supp	resses transfe	er of information to main stor	age								
36	(PCI) Cause	(PCI) Causes an intermediate-interruption condition to occur										
37	(IDA) Cause	s bits 8-31 of	CCW to specify location of t	first IDAW								
38	(Suspend) (Causes suspe	nsion before execution of thi	s CCW								
39	(MIDA) Cau	ses bits 8-31	of CCW to specify location o	f first MIDAW								

Format-1 CCW Command Code Flags Byte Count 0 8 16 31 0 Data Address 32 63

32 63

Bit Meaning
8 (CD) Causes use of data-address portion of next CCW

(CD) Causes use or odar-address portion or next CCW
 (CC) Causes use of command code and data address of next CCW
 (SLI) Causes suppression of possible incorrect-length indication
 (Skip) Suppresses transfer of information to main storage

12 (PCI) Causes an intermediate-interruption condition to occur
(IDA) Causes bits 33-63 of CCW to specify location of first IDAW

14 (Suspend) Causes suspension before execution of this CCW
15 (MIDA) Causes bits 33-63 of CCW to specify location of first MIDAW

Indirect-Data-Address Word (IDAW)

Format-1 IDAW

0	Data Address
L.—	L
0	1 31

Format-2 IDAW

roilliat-2 iDAW								
Bits 0-31	of Data Address							
0	31							
Bits 32-6	3 of Data Address							
32	63							

Modified-CCW-Indirect-Data-Address Word (MIDAW)


		Reserved									
0					31						
Г	Reserved	F	lags	Count							
32		40	48	4	63						
Г			Bits 0-31 of Data Addres	SS							
64					95						
			Bits 32-63 of Data Addre	SS							
96					127						

96			
<u>Bit</u>	Meaning		
40	Last MIDAW		
4.4	01.1		

42 Data-transfer-interruption control

43-47 Reserved

Subchannel-Information Block (SCHIB)



Path-Management-Control Word (PMCW)

14	Inrd	

voiu																									
0		Interruption Parameter																							
1	0 0 ISC 0 0 0 E LM MM D T									V	Device Number														
2	LPM PNOM										LPUM							PIM							
3	MBI										POM							PAM							
4		CI	HPID)-0		T	С	HPI	ID-	1			CHPID-2						CHPID-3						
5	CHPID-4 CHPID-5							CHPID-6						CHPID-7											
6	0 0	0	0 0	0	0 (0	0 0	0	0	0 (0	0	0	0	0	0 0	(0	0	0	0 (0	F	X	s
	0					8				_		16							24					-	31

word.Bit	meaning
----------	---------

1.11-12

1.2-4 (ISC) Interruption-subclass code 1.8 (E) Subchannel enabled

1.9-10

(LM) limit mode

00 No Checking

01 Data address must be > limit

10 Data address must be < limit

11 Reserved

(MM) Measurement-mode enable

00 Neither mode enabled


01 Device-connect-time-measurement enabled

10 Measurement-block-update enabled


11 Both modes enabled

1.13	(D) Multipath mode
1.14	(T) Timing facility available
1.15	(V) Device number valid
2.0-7	(LPM) Logical-path mask
2.8-15	(PNOM) Path-not-operational mask
2.16-23	(LPUM) Last-path-used mask
2.24-31	(PIM) Path-installed mask
3.0-15	(MBI) Measurement-block index
3.16-23	(POM) Path-operational mask
3.24-31	(PAM) Path-available mask
4.0-7	(CHPID-0) Channel-path ID for logical path 0 (typical)
6.29	(F) Measurement-block-format control
6.30	(X) Extended-measurement-word-mode enable
6.31	(S) Concurrent sense
	1.14 1.15 2.0-7 2.8-15 2.16-23 2.24-31 3.0-15 3.16-23 3.24-31 4.0-7 6.29 6.30

Interruption-Response Block (IRB)



Subchannel-Status Word (SCSW)



Word.Bit	Meaning
0.0-3	(Key) Subchannel key
0.4	(S) Suspend control
0.5	(L) Extended-status-word format (logout stored)
0.6-7	(CC) Deferred condition code
	00 Normal I/O interruption
	01 Status in SCSW
	10 Reserved
	11 Path not operational
8.0	(F) CCW-format control
0.9	(P) Prefetch control
0.10	(I) Initial-status-interruption control

0.11	(A) Address-Illille-Checking Control	
0.12	(U) Suppress-suspended-interrup	tion control
0.13	(Z) Zero condition code	
0.14	(E) Extended control (information	stored in ECW of IRB)
0.15	(N) Path not operational (PNOM n	onzero)
0.17-19	(FC) Function control	
	17 (40) Start, 18 (20) Halt, 1	9 (10) Clear
0.20-26	(AC) Activity control	
	20 (08) Resume pending	24 (80) Subchannel active
	21 (04) Start pending	25 (40) Device active
	22 (02) Halt pending	26 (20) Suspended
	23 (01) Clear pending	
0.27-31	(SC) Status control	
	27 (10) Alert	30 (02) Secondary
	28 (08) Intermediate	31 (01) Status pending
	29 (04) Primary	
2.0-15	Device status (0-7)	Subchannel status (8-15)
	0 (80) Attention	8 (80) Program-controlled int.
	1 (40) Status modifier	9 (40) Incorrect length
	2 (20) Control-unit end	10 (20) Program check
	3 (10) Busy	11 (10) Protection check
	4 (08) Channel end	12 (08) Channel-data check
	5 (04) Device end	13 (04) Channel-control check
	6 (02) Unit check	14 (02) Interface-control check

(A) Address-limit-checking control

0.11


Extended-Status Word (ESW)

See chart on page 60 to determine the appropriate ESW format.

7 (01) Unit exception

Format-0 ESW

ESF



15 (01) Chaining check

SA

Format-0 ESW Word 0 (Subchannel Logout)

LPUM

0 1	8	16	22	24	26	28	31
Bit	Meaning						
1-7	(ESF) Extended-status flag measurement-block data cl 6 IDAW check, 7:0)						
8-15	(LPUM) Last-path-used ma	ask					
16	(R) Ancillary Report						
17-21	(FVF) Field-validity flags (1	7 LPUM, 18 TC, 19 S	C, 20 device	e statu	s, 21 (CCW ad	idress)
22-23	(SA) Storage-access code ward)	(00 access type unkn	own, 01 rea	d, 10	write,	11 read	back-
24-25	(TC) Termination code (00 clear signal issued)	halt signal issued, 01	stop, stack,	or no	rmal te	erminatio	on, 10
26	(D) Device status check						
27	(E) Secondary error						
28	(A) I/O-error alert						
29-31	(SC) Sequence code						

Format-0 ESW Word 1 (Extended-Report Word)

										٠.		. •					,										
	L	Е	Α	Ρ	Т	F	S	С	R		SCNT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
(1		3					8		10		16															31

Bit Meaning

1 (L) Request logging only

2 (E) Extended-subchannel-logout pending

3 (A) Authorization check

4 (P) Path-verification-required

5 (T) Channel-nath timeout 6 (F) Failing-storage-address validity

7 (S) Concurrent sense

R (C) Secondary-CCW-address validity

(R) Failing-storage-address format (zero: 1-31 of word 2; one; words 2 and 3) ۵

10-15 (SCNT) Concurrent-sense count

Format-1 ESW Word 01

0	0	0	0	0	0	0	0	LPUM	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0						_		8	16															31

Bit Meaning

(LPUM) Last-path-used mask 8-15

Format-2 ESW Word 01

[0	0	0	0	0	0	0	0	LPUM	DCTI
(0								8	16 31

Bit Meaning

16-31

8-15

8-15 (LPUM) Last-path-used mask (DCTI) Device-connect-time interval

Format-3 FSW Word 01

0	0000000	LPUM	Unpredictable	
0		8	16 31	Ī

Bit Meaning

(LPUM) Last-path-used mask

Information Stored in ESW

Sut	och	anr	nel	Coi	nditions	est Subchan-					٦			
r	_		_	_	-Status \		nstruction Path-Manag trol \			Extended-S			Wo	rd
L	Su	bct	nan	nel	1	(ES	SW.							
Sta		s-C		rol		Sus-		Device- Connect- Time Mea- surement-				Cont		
	F	iel	<u>t</u>			pen-	Timing-	Mode	surement-		W	ord	0 E	lyte
Α	1	Ρ	S	Х	L Bit	ded Bit	Facility Bit	Enable Bit	Mode Active	Format	0	1	2	3
	-	-	-	0	-	*	•	*	No / Yes	U	*	*	*	*
	*	0	0	1	1				No / Yes	0	R	R	R	R
*	*	1	*	1	1	*	*	*	No / Yes	0	R	R	R	R
1	0	0	1	1	1	*	*	*	No / Yes	0	R	R	R	R
0	0	0	0	1	0	*	*	*	No / Yes	U	*	*	*	*
0	0	0	1	1	0	*	*		No / Yes	3	Z	М	*	*
1	0	0	*	1	0				No / Yes	3	z	М	*	*
	*	1	*	1	0		0		No / Yes	1	z	М	z	z
*	*	1	*	1	0	*	1	0	No / Yes	1	z	М	Z	Z

Word 1 is the same as word 1 of a format-0 ESW. Words 2, 3, and 4 are 1. zeros.

Sut	och	anı	nel	Co	nditions	est Subchan-					
	_					Status Word					
	Sι	ibci	nar	nel	-Status \	Word	trol \	Nord		(ES	SW)
C+		s-C	on	rol		0		Device- Connect- Time Mea-			Contents
Old		s•∪ Fiel		101		Sus-	Timina	surement-			Word 0 Byte
Α	Ť		s	Х	L Bit	pen- ded Bit	Timing- Facility Bit	Mode Enable Bit	surement- Mode Active	Format	0 1 2 3
*	*	1	*	1	0	*	1	1	No	1	ZMZZ
•	*	1	*	1	0		1	1	Yes	2	ZMDD
0	1	0	0	1	0	0	*	*	No / Yes	U	
0	1	0	0	1	0	1	0	*	No / Yes	1	ZMZZ
0	1	0	0	1	0	1 1	1	0	No / Yes	1	ZMZZ
0	1	0	0	1	0	1	1	1	No	1	ZMZZ
0	1	0	0	1	0	1	1	1	Yes	2	ZMDD
0	0	0	1	1	1		<u> </u>			·	<u> </u>
1	1	0	0	1	0		Tł	ese combina	ations do not	occur.	

Bit Meaning

- Not meaningful.
- Bits may be zeros or ones.
- A Alert status.
- D Accumulated device-connect-time-interval (DCTI) value stored in bytes 2 and 3.
- Intermediate status.
- L Extended-status-word format.
- M Last-path-used mask (LPUM) stored in byte 1.
- P Primary status.
- R Subchannel-logout information stored in bytes 0-3.
- S Secondary status.
- U No format defined.
- X Status pending.
- Z Bits are stored as zeros.

Extended-Control Word (ECW)

SCSV	V Bits	ERW	l	1
5	14	Bit 7	ERW Bits 10-15	ECW Words 0-7
0	0	0	Zeros	Unpredictable
0	1	1	Number of concurrent-	Concurrent-sense information ^a
			sense bytes ^a	
1	0	0	Zeros	Unpredictable
1	1	0	Zeros	Model-dependent information
1	1	1	Number of concurrent- sense bytes	Concurrent-sense information

a. The contents of the ECW are specified by bits 5 and 14 of word 0 of the SCSW. The combination of SCSW bit 5 zero, SCSW bit 14 one, and ERW bit 7 zero does not occur.

Extended-Measurement Word

Vord	
0	Device-Connect Time
1	Function-Pending Time
2	Device-Disconnect Time
3	Control-Unit-Queuing Time
4	Device-Active-Only Time
5	Device-Busy Time
6	Initial-Command-Response Time
7	Reserved
_	

Format 0 Measurement Block

Word				
0	SSCH + RSCH Count	Sample Count		
1	Device-Co	nnect Time		
2	Function-P	ending Time		
3	Device-Disconnect Time			
4	Control-Unit-Queuing Time			
5	Device-Active-Only Time			
6	Device-Busy Time			
7	Initial-Command-Response Time			
	0	16 31		

Format 1 Measurement Block

Word	
0	SSCH + RSCH Count
1	Sample Count
2	Device-Connect Time
3	Function-Pending Time
4	Device-Disconnect Time
5	Control-Unit-Queuing Time
6	Device-Active-Only Time
7	Device-Busy Time
8	Initial-Command-Response Time
9 : 15	Reserved
	0 31

Channel-Report Word (CRW)

OSBC BSC AO

0 10 10	31				
0 4 8 10 16	31				
Bit Meaning					
1 (S) Solicited CRW	(S) Solicited CRW				
2 (R) Overflow (one or more CRWs lost)	(R) Overflow (one or more CRWs lost)				
3 (C) Chaining (meaningless if bit 2 is one)	(C) Chaining (meaningless if bit 2 is one)				
4-7 (RSC) Reporting-source code (see Reporting-Source table)					
8 (A) Ancillary report	(A) Ancillary report				
10-15 (ERC) Error-recovery code (see Error-Recovery-Code table)					
16-31 Reporting-source ID (see Reporting-Source table)					

Reporting-Source ID

FRC

Error-Recovery Codes

Condition

0 0 0 0 0 1	Available
000010	Initialized
000011	Temporary error
000100	Installed parameters initialized
000101	Terminal
000110	Permanent error with facility not initialized
000111	Permanent error with facility initialized
001000	Installed parameters modified

Reporting Source

The reporting-source-ID format depends on the RSC field of the channel-report word, as follows:

RSC	Reporting Source	Reporting-Source ID
0010	Monitoring facility	00000000 000000000
0011	Subchannel (first or only CRW)	XXXXXXXX $XXXXXXX$
0011	Subchannel (chained CRW)	00000000 00880000
0100	Channel path	0000000
1001	Configuration-alert facility	00000000
1011	Channel subsystem	0000000 000000000

- S = Subchannel-set identifier (SSID)
- X = Subchannel number
- Y = Channel-path ID (CHPID)

I/O Command Codes

Standard Command-Code Assignments (CCW Bits 0-7)

x x x x 0 0 0 0 Invalid Command	mmmm 0100 Sense
mmmm mm0 1 Write	0 0 0 0 0 1 0 0 — Basic Sense
mmmm mm1 0 Read	1110 0100 — Sense ID
0 0 0 0 0 0 1 0 — Read IPL	xxxx 1000 Transfer in channel (a)
mmmm mm1 1 Control	0 0 0 0 1 0 0 0 Transfer in channel (b)
0 0 0 0 0 0 1 1 — Control no operation	mmmm 1000 Invalid command (c)
•	mmmm 1 1 0 0 Read backwards
 x - Bit Ignored m - Modifier bit for specific type of I/O device 	a Format-0 CCW b Format-1 CCW c Format-1 CCW and nonzero m bit

Standard Meanings of Bits of First Sense Byte

Bit	Designation	Bit	Designation	
0	Command reject	4	Data check	
1	Intervention required	5	Overrun	
2	Bus-out check	6	(Device dependent)	
3	Equipment check	7	(Device dependent)	

Character Assignments

		Assignific	
Dec	Hex	EBCDIC ¹	ISO-8 ²
0	00	NUL	NUL
1	01	SOH	SOH
2	02	STX	STX
3	03	ETX	ETX
4	04	SEL	EOT
5	05	HT	ENQ.
6	06	RNL	ACK
		(
7	07	DEL	BEL
8	08	GE	BS
9	09	SPS	HT
10	0A	RPT	LF
11	0B	VT	VT
12	0C	FF	FF
13	OD.	CR	CR
14	0E	so	so
15	0F	SI	SI
16	10	DLE	DLE
17	11	DC1	DC1
18	12	DC1	DC2
19	13	DC3	DC3
20	14	RES/ENP	DC4
21	15	NL	NAK
22	16	BS	SYN
23	17	POC	ETB
24	18	CAN	CAN
25	19	EM	EM
26	1A	UBS	SUB
27	1B	CU1	ESC
28	1C	IFS	IFS
29	1D	igs	igs
		1	ı
30	1E	IRS	IRS
31	1F	ITB/IUS	IUS
32	20	DS	SP
33	21	SOS	!
34	22	FS	
35	23	WUS	#
36	24	BYP/INP	\$
37	25	LF	%
38	26	ETB	&
39	27	ESC	
40	28	SA	(
41	29	SFE	
42	28 2A	SM/SW)
1		1	1
43	2B	CSP	+
44	2C	MFA	,
45	2D	ENQ	i -
46	2E	ACK	٠.
47	2F	BEL	1
48	30		0
49	31	l	1
50	32	SYN	2
51	33	IR	3
52	24	PP	4
53	35	TRN	5
54	36	NBS	6
• •		1,100	
55	37	EOT	7
56	38	SBS	8
57	39	IT.	9
1 50	3A	RFF	:
58	3B	CU3	;
56 59			
	3C	DC4	<
59 60	3C	1	=
59 60 61	3C 3D	NAK	=
59 60	3C	1	< = > ?

Dec	Hex	EBCDIC ¹	ISO-8 ²
64	40	SP	@
65	41	RSP	Α
66	42	â	В
67	43	ä	С
68	44	à	D
69	45	á	Ε
70	46	ã	F
71	47	å	G
72	48	ç	H
73	49	Ϋ́	ï
74	4A	¢	j
75		۴	
	4B	· <	K L
76	4C		
77	4D	(M
78	4E	+	N
79	4F		0
80	50	&	Р
81	51	é	Q
82	52	ê	R
83	53	ë	s
84	54	è	T
85	55	í	Ü
86	56	î	v
87	57	i i	w
88	58	ì	X
		В	
89	59		Y
90	5A	!	Z
91	5B	\$	Į.
92	5C		١
93	5D)]
94	5E	;	^
95	5F	-	L
96	60	-	
97	61	l /	а
98	62	Â	b
99	63	Ä	c
100	64	À	d
101	65	Á	e
102	66	Ã	f
103	67	Â	g
103	68	ç	h
		Ņ	
105	69		į
106	6A		į
107	6B	l	k
108	6C	%	l I
109	6D	-	m
110	6E	>	n
111	6F	?	0
112	70	Ø	р
113	71	É	q
114	72	Ê	r
115	73	Ë	s
116	74	È	Ť
117	75	ī	ù
		Ì	v
118	76	i	1
119	77		W
120	78	Ì	х
121	79	1	у
122	7A	:	z
123	7B	#	{
124	7C	@	
125	7D	'	}
120		1	1
126	7E	=	l ~

Dec	Hex	EBCDIC ¹	ISO-8 ²
128	80	Ø	
129	81	a	
130	82	b	BPH
131	83	С	NBH
132	84	d	IND
133	85	е	NEL
134	86	f	SSA
135	87	g	ESA
136	88	h	HTS
137	89	i	HTJ
138	8A	«	VTS
139	8B	»	PLD
140	8C	ð	PLU
141	8D	ý	RI
142	8E	þ	SS2
143	8F	±	SS3
144	90	۰	DCS
145	91	j	PU1
146	92	k	PU2
147	93	ï	STS
148	94	m	CCH
149	95	n	MW
150	96	o	SPA
151	97	р	EPA
152	98	q	SOS
153	99	r	555
154	9A	a a	SCI
155	9B	Q.	CSI
156	9C	æ	ST
157	9D	~	osc
158	9E	Æ	PM
159	9F	n n	APC
160	A0	μ	RSP
161	A1	~	1
162	A2	s	¢
163	A3	t	£
164	A4	u	0
165	A5	v	¥
166	A6	w	
167	A7	x x	§
168	A8	y	<u></u> -
169	A9	z	©
170	AA	ł	a
171	AB	i	«
172	AC	ن Đ	
173	AD	Ý	SHY
174	AE	þ	® ®
175	AF	ρ ®	- "
176	B0	^	
	B1	£	l
177 178		¥	± 2
178	B2 B3		3
180	B4	· ©	
181)	١.,.
	B5	§	μ
182	B6	¶ 1/	1
183	B7	1/4	
184	B8	½ 3/	, 1
185	B9	3/4	
186	BA	[Q
187	BB]	»
188	BC	ä	1/4
189	BD	,	1/2
190	BE	1	34
191	BF	×	i

Dec	Hex	EBCDIC ¹	ISO-8 ²
192	CO	{	À
193	C1	Α	Á
194	C2	В	Â
195	C3	С	Ã
196	C4	D	Ä
197	C5	E	Å
198	C6	F	Æ
199	C7	G	Ç
200	C8	Н	È
201	C9	1	É
202	CA	SHY	É È Ë
203	СВ	ô ö	
204	CC		j
205	CD	ò	ĺ
206	CE	ó	ĵ
207	CF	Õ	Ī
208	D0	}	Ð
209	D1	J	Ñ
210	D2	К	Ò
211	D3	L	Ó
212 213	D4	M	Õ
	D5	N O	Õ Ö
214 215	D6 D7	P	
216	D8	Q	× Ø
217	D9	R	ù
218	DA	1	Ú
219	DB	û	ů
220	DC	ü	Ü
221	DD	ù	Ý
222	DE	ú	Þ
223	DF		В
224	E0	ÿ \	à
225	E1		á
226	E2	÷ S	l â l
227	E3	T	ã
228	E4	U	ä
229	E5	V	å
230	E6	w	æ
231	E7	X	ç
232	E8		è
233	E9	Z	é
234	EA	2	ê
235	EB	Ô Ö	ë
236	EC	Ö	ì
237	ED	ò ó	ĺ
238	EE	O Č	Î
239	EF	Õ 0	Ī
240	F0 F1	1	ð
241 242	F2	2	ñ ò
242	F3	3	ó
243	F4	4	ô
244	F5	5	õ
245	F6	6	ö
247	F7	7	
248	F8	8	÷ Ø
249	F9	9	ù
250	FA	3	ú
251	FB	Û	ů
252	FC	Ü	ü
253	FD	Ù	ý
254	FE	Ú	þ
255	FF	EO	ÿ
		•	

Notes:

The EBCDIC characters are based on code page 037.

The ISO-8 controls are from ISO 6429, and the graphics are from ISO 8859-1. The ISO-8 graphics are code page 00819, named ISO/ANSI Multilingual.

Control Character Representations

ACK	Acknowledge	IT	Indent Tab
BEL	Bell	ITB	Intermediate Transmission Block
BS	Backspace	IUS	International Unit Separator
BYP		ĹF	Line Feed
CAN		MFA	Modify Field Attribute
CR	Carriage Return	NAK	Negative Acknowledge
CSP		NBS	Numeric Backspace
CU1		NL	New Line
CU3		NUL	Null
DC1		POC	Program-Operator Communication
DC2		PP	Presentation Position
DC3		RES	Restore
DC4		RFF	
			Required Form Feed
DEL		RNL	Required New Line
DLE		RPT	Repeat
DS		SA	Set Attribute
EM	End of Medium	SBS	Subscript
ENP		SEL	Select
ENQ		SFE	Start Field Extended
EO		SI	Shift In
EOT		SM	Set Mode
ESC		SO	Shift Out

Interchange Record Separator

Application Program Command

APC

PS Superscript
TX Start of Text
UB Substitute
W Switch
YN Synchronous Idle
RN Transparent
BS Unit Backspace
T Vertical Tab

Word Underscore

Partial Line Down

Start of Heading Start of Significance

Additional ISO-8 Control Character Representations

BPH	Break Permitted Here	PLU	Partial Line Up
CCH	Cancel Character	PM	Privacy Message
CSI	Control Sequence Introducer	PU1	Privaté Use One
DCS	Device Control String	PU2	Private Use Two
ESA	End of Selected Area	SCI	Single Character Introducer
HTJ	Character Tabulation w/ Justification	SOS	Start of String
HTS	Character Tabulation Set	SPA	Start of Guarded Area
IFS	Information Separator Four	SSA	Start of Selected Area
IGS	Information Separator Three	SS2	Single Shift Two
IND	Index	SS3	Single Shift Three
IRS	Information Separator Two	ST	String Terminator
MW	Message Waiting	STS	Set Transmit State
NBH	No Break Here	US	Information Separator One
NEL	Next Line	VTS	Line Tabulation Set
OSC	Operating System Command		

wils

PLD

Formatting Character Representations

NSP	Numeric Space	SP	Space
RSP	Required Space	SHY	Syllable Hyphen

Two-Character BSC Data Link Controls

Function	EBCDIC	ASCII	
ACK-0	DLE,X'70'	DLE,0	
ACK-1	DLE.X'61'	DLE.1	
WACK	DLE,X'68'	DLE,;	
RVI	IDLE X'7C'	Ini E	

Commonly Used Editing Pattern Characters

Code (Hex)	Meaning	Code (Hex)	Meaning		
20	Digit selector		Dollar sign		
21	Start of significance	5C	Asterisk		
22	Field separator	6B	Comma		
40	Blank	C3D9	CR (credit)		
4B	Period	C4C2	DB (debit)		

ANSI-Defined Printer Control Characters

(A in RECFM field of DCB)

Code	Action before Printing Record
blank	Space 1 line
0	Space 2 lines
-	Space 3 lines
+	Suppress space
1	Skip to line 1 on new page

Hexadecimal and Decimal Conversion

From hex: locate each hex digit in its corresponding column position and note the decimal equivalents. Add these to obtain the decimal value.

From decimal: (1) locate the largest decimal value in the table that will fit into the decimal number to be converted, and (2) note its hex equivalent and hex column position. (3) Find the decimal remainder. Repeat the process on this and subsequent remainders.

Note: Hexadecimal equivalents of all numbers from 0 to 255 are listed in the code tables

	Word														
	Halfword Halfword														
	Byte	е			Byte	9		Byte Byte							
Bits	s: 0123		4567		0123		4567		0123	4	567	01	23	4567	
Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	268,435,456	1	16,777,216	1	1,048,576	1	65,536	1	4,096	1	256	1	16	1	1
2	536,870,912	2	33,554,432	2	2,097,152	2	131,072	2	8,192	2	512	2	32	2	2
3	805,306,368	3	50,331,648	3	3,145,728	3	196,608	3	12,288	3	768	3	48	3	3
4	1,073,741,824	4	67,108,864	4	4,194,304	4	262,144	4	16,384	4	1,024	4	64	4	4
5	1,342,177,280	5	83,886,080	5	5,242,880	5	327,680	5	20,480	5	1,280	5	80	5	5
6	1,610,612,736	6	100,663,296	6	6,291,456	6	393,216	6	24,576	6	1,536	6	96	6	6
7	1,879,048,192	7	117,440,512	7	7,340,032	7	458,752	7	28,672	7	1,792	7	112	7	7
8	2,147,483,648	8	134,217,728	8	8,388,608	8	524,288	8	32,768	8	2,048	8	128	8	8
9	2,415,919,104	9	150,994,944	9	9,437,184	9	589,824	9	36,864	9	2,304	9	144	9	9
Α	2,684,354,560	Α	167,772,160	Α	10,485,760	Α	655,360	Α	40,960	Α	2,560	Α	160	A	10
В	2,952,790,016	В	184,549,376	В	11,534,336	В	720,896	В	45,056	В	2,816	В	176	В	11
С	3,221,225,472	С	201,326,592	С	12,582,912	С	786,432	С	49,152	С	3,072	С	192	С	12
D	3,489,660,928	D	218,103,808	D	13,631,488	D	851,968	D	53,248	D	3,328	D	208	D	13
E	3,758,096,384	E	234,881,024	E.	14,680,064	E	917,504	E	57,344	E	3,584	E	224	E	14
F	4,026,531,840	F	251,658,240	F	15,728,640	F	983,040	F	61,440	F	3,840	F	240	F	15
	8		7		6		5		4		3	- 2	2		1

Powers of 2 and 16

m	п	2 ^m and 16 ⁿ	Symbol
0	0	1	- Oymboi
1 1		2	
2		4	
3		8	
4	1	16	
5	'		
6		32 64	
7			
8	_	128	
9	2	256 512	
1 1		1 024	IZ (Isila)
10			K (kilo)
11	_	2 048	
12	3	4 096	
13		8 192	
14		16 384	
15		32 768	
16	4	65 536	
17		131 072	
18		262 144	
19		524 288	
20	5	1 048 576	M (mega)
21		2 097 152	
22		4 194 304	
23		8 388 608	
24	6	16 777 216	
25		33 554 432	
26		67 108 864	
27		134 217 728	
28	7	268 435 456	
29		536 870 912	
30		1 073 741 824	G (giga)
31		2 147 483 648	
32	8	4 294 967 296	
33		8 589 934 592	
34		17 179 869 184	
35		34 359 738 368	
36	9	68 719 476 736	
37		137 438 953 472	
38		274 877 906 944	
39		549 755 813 888	
40	10	1 099 511 627 776	T (tera)
41		2 199 023 255 552	
42		4 398 046 511 104	
43		8 796 093 022 208	
44	11	17 592 186 044 416	
45		35 184 372 088 832	
46		70 368 744 177 664	
47		140 737 488 355 328	
48	12	281 474 976 710 656	
49		562 949 953 421 312	
50		1 125 899 906 842 624	P (peta)
51		2 251 799 813 685 248	. (pota)
52	13	4 503 599 627 370 496	
53		9 007 199 254 740 992	
54		18 014 398 509 481 984	
55		36 028 797 018 963 968	
56	14	72 057 594 037 927 936	
57	14	144 115 188 075 855 872	
58		288 230 376 151 711 744	
		288 230 376 151 711 744 576 460 752 303 423 488	
59	45		E /e::=\
60	15	1 152 921 504 606 846 976	E (exa)
		2 305 843 009 213 693 952	
61			
62 63		4 611 686 018 427 387 904 9 223 372 036 854 775 808	

m	n	2 ^m and 16 ⁿ	Symbol
64	16	18 446 744 073 709 551 616	
65		36 893 488 147 419 103 232	
66	ŀ	73 786 976 294 838 206 464	
67		147 573 952 589 676 412 928	
68	17	295 147 905 179 352 825 856	
69 70		590 295 810 358 705 651 712 1 180 591 620 717 411 303 424	7 (zotto)
71	1	2 361 183 241 434 822 606 848	Z (zetta)
72	18	4 722 366 482 869 645 213 696	
73	"	9 444 732 965 739 290 427 392	
74	1	18 889 465 931 478 580 854 784	
75		37 778 931 862 957 161 709 568	
76	19	75 557 863 725 914 323 419 136	
77	ł	151 115 727 451 828 646 838 272	
78	1	302 231 454 903 657 293 676 544	
79	1 20	604 462 909 807 314 587 353 088	V (votto)
80 81	20	1 208 925 819 614 629 174 706 176 2 417 851 639 229 258 349 412 352	Y (yotta)
82	1	4 835 703 278 458 516 698 824 704	
83	1	9 671 406 556 917 033 397 649 408	
84	21	19 342 813 113 834 066 795 298 816	
85	}	38 685 626 227 668 133 590 597 632	
86	1	77 371 252 455 336 267 181 195 264	
87		154 742 504 910 672 534 362 390 528	
88	22	309 485 009 821 345 068 724 781 056	
89 90		618 970 019 642 690 137 449 562 112 1 237 940 039 285 380 274 899 124 224	(acc note)
91	1	2 475 880 078 570 760 549 798 248 448	(see note)
92	23	4 951 760 157 141 521 099 596 496 896	
93		9 903 520 314 283 042 199 192 993 792	
94	j	19 807 040 628 566 084 398 385 987 584	
95	İ	39 614 081 257 132 168 796 771 975 168	
96	24	79 228 162 514 264 337 593 543 950 336	
97	1	158 456 325 028 528 675 187 087 900 672	
98 99	1	316 912 650 057 057 350 374 175 801 344 633 825 300 114 114 700 748 351 602 688	
100	25	1 267 650 600 228 229 401 496 703 205 376	(see note)
101	-	2 535 301 200 456 458 802 993 406 410 752	(000 11010)
102		5 070 602 400 912 917 605 986 812 821 504	
103	1	10 141 204 801 825 835 211 973 625 643 008	
104	26	20 282 409 603 651 670 423 947 251 286 016	
105	Ì	40 564 819 207 303 340 847 894 502 572 032	
106	l	81 129 638 414 606 681 695 789 005 144 064	
107	27	162 259 276 829 213 363 391 578 010 288 128 324 518 553 658 426 726 783 156 020 576 256	
109	"	649 037 107 316 853 453 566 312 041 152 512	
110		1 298 074 214 633 706 907 132 624 082 305 024	(see note)
111		2 596 148 429 267 413 814 265 248 164 610 048	(/
112	28	5 192 296 858 534 827 628 530 496 329 220 096	
113	1	10 384 593 717 069 655 257 060 992 658 440 192	
114		20 769 187 434 139 310 514 121 985 316 880 384	
115	100	41 538 374 868 278 621 028 243 970 633 760 768	
116	29	83 076 749 736 557 242 056 487 941 267 521 536 166 153 499 473 114 484 112 975 882 535 043 072	
118		332 306 998 946 228 968 225 951 765 070 086 144	
119		664 613 997 892 457 936 451 903 530 140 172 288	
120	30	1 329 227 995 784 915 872 903 807 060 280 344 576	(see note)
121		2 658 455 991 569 831 745 807 614 120 560 689 152	' '
122		5 316 911 983 139 663 491 615 228 241 121 378 304	
123		10 633 823 966 279 326 983 230 456 482 242 756 608	
124	31	21 267 647 932 558 653 966 460 912 964 485 513 216	
125 126		42 535 295 865 117 307 932 921 825 928 971 026 432 85 070 591 730 234 615 865 843 651 857 942 052 864	
127		170 141 183 460 469 231 731 687 303 715 884 105 728	
128	32	340 282 366 920 938 463 463 374 607 431 768 211 456	
		1 11 11 11 10 07 100 10 10 100	

Note: No Système international d'unités (SI) symbols greater than Y (yotta) are defined.





File Number: S-390-00



Printed in the United States of America on recycled paper containing 10% recovered post-consumer fiber.

